Overview of SEMI and the IEEE |
|
|
Keynote: The Challenges of Enabling Sub 100nm Technology |
|
|
|
Advanced FEOL Processing |
|
|
Invited: In-Line Electrical Characterization Of Ultrathin Gate Dielectric Films |
|
|
1 | (5) |
|
|
|
|
|
|
|
|
|
|
Alternative Smart-cut-like Process for Ultra-thin SOI Fabrication |
|
|
6 | (5) |
|
|
|
|
|
A Manufacturable Shallow Trench Isolation Process for Sub-0.2um DRAM Technologies |
|
|
11 | (6) |
|
|
|
|
|
|
|
|
|
|
|
|
Controlling Lithographic Imaging Performance at Sub-100 nm CD with Optical Measurements |
|
|
17 | (4) |
|
|
|
|
|
|
A Robust Shallow Trench Isolation (STI) with SiN Pull-Back Process for Advanced DRAM Technology |
|
|
21 | (6) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Flexible Polishing Surface (FPS) vs Rigid Polishing Surface (RPS) in CMP: Pros and Cons |
|
|
27 | (6) |
|
|
|
Fab Dynamics |
|
|
Invited: A Simulation of Periodical Priority Dispatching of WIP for Product-mix Fabrication |
|
|
33 | (5) |
|
|
|
Characterization of Film Uniformity in LPCVD TEOS Vertical Furnace |
|
|
38 | (5) |
|
|
|
Fulfilling the Speed Imperative: New Product Development and Enterprise Project Management in the New Economy |
|
|
43 | (6) |
|
|
Distributed WIP Control in Advanced Semiconductor Manufacturing |
|
|
49 | (6) |
|
|
|
|
Dynamic Deployment Modeling Tool for Photolithography WIP Management |
|
|
55 | (4) |
|
|
|
Automated System Infrastructure to Facilitate Design of Experiments (DOE) Data Analysis |
|
|
59 | (5) |
|
|
Yield Enhancement Tools and Methods |
|
|
Invited: Wafer Back Side Applications for Yield Protection and Enhancement |
|
|
64 | (8) |
|
|
|
|
|
|
Methodology for Targeted Defect Reduction and Inspection Optimization |
|
|
72 | (5) |
|
|
|
A Statistical Method for Reducing Systematic Defects in the Initial Stages of Production |
|
|
77 | (5) |
|
|
|
|
|
|
Yield Prediction Using Critical Area Analysis with Inline Defect Data |
|
|
82 | (5) |
|
|
|
|
|
|
|
Accuracy of Yield Impact Calculation Based on Kill Ratio |
|
|
87 | (5) |
|
|
|
|
Advanced Defect Detection Methods for CMP Process Modules in Semiconductor Manufacturing |
|
|
92 | (6) |
|
|
|
|
Process Control Methodology |
|
|
Invited: Advanced Process Control: Benefits For Photolithography Process Control |
|
|
98 | (3) |
|
|
Advance Process Control Solutions for Semiconductor Manufacturing |
|
|
101 | (6) |
|
|
Arulkumar Shanmugasundram |
|
|
|
|
|
|
|
|
|
|
Shallow Trench Isolation Run-to-Run Control Project at Infineon Technologies Richmond |
|
|
107 | (6) |
|
|
|
HandMon-ISPM: Handling Monitoring in a Loading Station of a Furnace |
|
|
113 | (6) |
|
|
|
|
|
|
|
|
Line-profile and Critical Dimension Measurements Using a Normal Incidence Optical Metrology System |
|
|
119 | (6) |
|
|
|
|
|
|
|
|
Development and Deployment of a Multi-Component Advanced Process Control System for an Epitaxy Tool |
|
|
125 | (6) |
|
|
|
|
|
Poster Session |
|
|
BF2+ Implant: A Fluorine Bubble Induced ET Failure |
|
|
131 | (3) |
|
|
|
|
|
|
Direct Wafer Temperature Measurements for Etch Chamber Diagnostics and Process Control |
|
|
134 | (6) |
|
|
|
Epi Resistivity Profiles Without Wafer Damage |
|
|
140 | (4) |
|
|
|
|
Failure Rate and Yield Limiting W-plug Corrosion Diagnosis using Characterization Test Vehicles |
|
|
144 | (6) |
|
|
|
|
|
|
|
|
Innovations for Economical 300/450mm IC Fabricators |
|
|
150 | (5) |
|
|
KFAB Decision Site: An Interactive, Exploratory Yield Analysis Framework |
|
|
155 | (4) |
|
|
|
|
|
|
Manufacturing Execution System (MES) Operating System Migration to Integrate Leading-Edge Methodologies and Leverage Emerging Technologies |
|
|
159 | (6) |
|
|
A MEMS-Based, High Sensitivity Pressure Sensor for Ultraclean Semiconductor Applications |
|
|
165 | (4) |
|
|
|
|
|
Optimization of Oxide Spacer Etch Process for 0.35 um CMOS Transistor |
|
|
169 | (3) |
|
|
|
|
|
Plasma Chemical Cleaning of Chip Carrier in a Downstream Hollow Cathode Discharge |
|
|
172 | (5) |
|
|
|
Pt/PZT/Pt and Pt/Barrier Stack Etches for MEMS Devices in a Dual Frequency High Density Plasma Reactor |
|
|
177 | (7) |
|
|
|
|
|
|
Reduce Scrap: Control Oxide Loss in SC1 |
|
|
184 | (3) |
|
|
|
|
Robust Optimization of Experimental Designs in Microelectronics Processes using a Stochastic Approach |
|
|
187 | (6) |
|
|
|
Spelunking in the Data Mine: On Data Mining as an Analysis Tool for the Optimization of Microprocessor Speed |
|
|
193 | (6) |
|
|
|
|
STI Trench Recess Feed Forward Control for Self-Aligned Contact Processes to Reduce PMOS Contact Leakage |
|
|
199 | (3) |
|
|
|
|
|
|
Tool Commonality Analysis for Yield Enhancement |
|
|
202 | (4) |
|
|
Ultra-dilute Silicon Wafer Clean Chemistry for Fabrication of RF Microwave Devices |
|
|
206 | (6) |
|
|
Wafer Level Packaging and 3D Interconnect for IC Technology |
|
|
212 | (6) |
|
|
|
|
|
Keynote: Semiconductor Manufacturing Outlook: Growth...When? Where? Why? |
|
|
|
Resource Productivity Management |
|
|
Invited: Equipment Productivity Improvement via Inline Qualification Implementation |
|
|
218 | (5) |
|
|
|
|
|
|
Data Acquistion Approach for Real-time Equipment Monitoring and Control |
|
|
223 | (5) |
|
|
|
Semiconductor Fab Maintenance Challenge and BKM in Downturn Economy |
|
|
228 | (3) |
|
|
Development of National Skill Standards for Technicians Working in Highly Automated (300mm) Environments |
|
|
231 | (3) |
|
|
|
Modeling Staffing Requirements within a Semiconductor Manufacturing Environment |
|
|
234 | (6) |
|
|
Yield Modeling, Analysis and Enhancement |
|
|
Invited: A Manufacturing Perspective of Physical Design Characterization |
|
|
240 | (7) |
|
|
|
|
Beyond DFM: When Manufacturability has to be Guaranteed by Design |
|
|
247 | (5) |
|
|
|
Yield/Reliability Enhancement using Automated Minor Layout Modifications |
|
|
252 | (10) |
|
|
Application of Decision Trees for Integrated Circuit Yield Improvement |
|
|
262 | (4) |
|
|
Statistical Modeling and Analysis of Wafer Test Fail Counts |
|
|
266 | (6) |
|
Defect Free Manufacturing |
|
|
Invited: Physical Removal of Nano-Scale Defects from Surfaces |
|
|
272 | (6) |
|
|
|
Planarization Yield Limiters for Wafer-Scale 3D ICs |
|
|
278 | (6) |
|
|
|
|
|
|
|
An Approach for Improving Yield with Intentional Defects |
|
|
284 | (5) |
|
|
|
|
Transporting FOUPs as a Driver for ESD-Induced EMI |
|
|
289 | (6) |
|
|
|
An Approach to Recipe Control in Wafer Fab |
|
|
295 | (4) |
|
|
|
|
Keynote: Achieving the Benefits of 300mm |
|
|
|
Contamination Free Manufacturing |
|
|
Invited: The Effect of Hafnium or Zirconium Contamination on MOS Processes |
|
|
299 | (5) |
|
|
|
|
|
|
|
|
|
Cleaning of High Aspect Ratio Submicron Trenches |
|
|
304 | (5) |
|
|
|
|
Study of Airborne Molecular Contamination in Minienvironments |
|
|
309 | (5) |
|
|
A Model for Outgassing of Organic Contamination from Wafer Carrier Boxes |
|
|
314 | (5) |
|
|
|
|
Trace Gas Analysis by Diode Laser Cavity Ring-Down Spectroscopy |
|
|
319 | (5) |
|
|
|
|
|
Cost Management Methodologies |
|
|
Yield Learning and the Sources of Profitability in Semiconductor Manufacturing and Process Development |
|
|
324 | (6) |
|
|
A Hierarchical Approach to Cost Analysis for Next Generation Semiconductor Processes |
|
|
330 | (6) |
|
|
|
ABC Modeling: Advanced Features |
|
|
336 | (4) |
|
|
|
|
|
|
|
Water Usage Reduction in a Semiconductor Fabricator |
|
|
340 | (7) |
|
|
|
Spare Parts Expense Management System |
|
|
347 | (4) |
|
|
|
|
|
|
|
|
Keynote: Silicon Micromachines for Lightwave Networks: The Little Machines that are Making it BIG!! |
|
|
|
Advanced BEOL Processing |
|
|
Characterization of Copper Voids in Dual Damascene Processes |
|
|
351 | (5) |
|
|
|
|
|
|
|
Manufacturing Implementation of Low-k Dielectrics for Copper Damascene Technology |
|
|
356 | (6) |
|
|
|
|
|
|
|
Surfacant Behavior and Study in Slurry |
|
|
362 | (6) |
|
|
|
|
|
Sidewall Clean Effect Upon Titanium Salicide Filaments |
|
|
368 | (4) |
|
|
|
|
|
|
Clint Montgomery Randy Pak |
|
|
|
Supercritical Fluid Processes for Semiconductor Device Fabrication |
|
|
372 | (4) |
|
|
|
|
|
Opitimization of Resist Strip Recipe for Aluminum Metal Etch Processes |
|
|
376 | (5) |
|
|
|
|
Advanced Metrology |
|
|
Invited: Scanner Focus and CD Response Characterization Metrology for Sub 180nm Lithography |
|
|
381 | (9) |
|
|
|
|
|
|
|
|
|
|
Comprehensive and Easy to Use SEM Analysis Structures for BiCMOS Process Development |
|
|
390 | (6) |
|
|
Metro-3D: An Efficient Three Dimensional Wafer Inspection Simulator for Next Generation Lithography |
|
|
396 | (6) |
|
|
|
|
Automated Residual Metal Inspection |
|
|
402 | (6) |
|
|
|
|
|
The Implementation of AFM for Process Monitoring and Metrology in Trench MOSFET Device Manufacturing |
|
|
408 | (7) |
|
|
|
|
|
|
Neural Network Modeling of Reactive Ion Etching Using Principal Component Analysis of Optical Emission Spectroscopy Data |
|
|
415 | (6) |
|
|
Biographies of Speakers |
|
421 | |