Muutke küpsiste eelistusi

Digital Electronics Laboratory Experiments Using the Xilinx XC95108 CPLD with Xilinx Foundation: Design and Simulation Software [Pehme köide]

  • Formaat: Paperback / softback, 328 pages, kõrgus x laius: 279x216 mm, kaal: 1000 g
  • Ilmumisaeg: 01-Aug-2000
  • Kirjastus: Pearson
  • ISBN-10: 0130881929
  • ISBN-13: 9780130881922
Teised raamatud teemal:
  • Pehme köide
  • Hind: 38,34 €*
  • * saadame teile pakkumise kasutatud raamatule, mille hind võib erineda kodulehel olevast hinnast
  • See raamat on trükist otsas, kuid me saadame teile pakkumise kasutatud raamatule.
  • Kogus:
  • Lisa ostukorvi
  • Tasuta tarne
  • Lisa soovinimekirja
  • Formaat: Paperback / softback, 328 pages, kõrgus x laius: 279x216 mm, kaal: 1000 g
  • Ilmumisaeg: 01-Aug-2000
  • Kirjastus: Pearson
  • ISBN-10: 0130881929
  • ISBN-13: 9780130881922
Teised raamatud teemal:
This digital laboratory manual allows introductory digital electronics students to use the Xilinx software early in the course. Features of the manual include a step-by-step introduction to Xilinx software, and more than one experiment for most topical areas to allow for greater flexibility in the laboratory environment. Following a short set of labs using TTL chips which allow students to build a few simple circuits immediately, the bulk of the book consists of CPLD labs on basic gates, Boolean algebra, combinatorial circuits, flip-flops, and counters and registers. Appendices include data for the XC 95108 and documentation for two target boards. The authors are affiliated with DeVry Institute. There is no subject index. Annotation c. Book News, Inc., Portland, OR (booknews.com)
Preface v
Vendors vi
Introduction vii
1. TTL EXPERIMENTS 1(26)
Basic Gates: NOT, AND NAND, OR, NOR
3(12)
A Gate Circuit using the 74LS00
15(6)
The Cross-Coupled Latch & Switch De-Bouncing
21(6)
CPLD EXPERIMENTS 27(218)
AND Gates & OR Gates
29(10)
Inverting Logic: NAND, NOR, & NOT
39(12)
Boolean Laws & Rules and DeMorgans's Theorem
51(12)
XOR & XNOR Gates with Applications
63(10)
Use of XOR/XNOR GAtes to Generate & Check Parity
73(10)
Karnaugh Maps
83(10)
Binary Adders
93(10)
Decoders & Applications
103(16)
Encoders & Application to a 7-Segment Display Driver
119(14)
Multiplexers & Demultiplexers
133(10)
Latches: S-R & D-Type
143(8)
Flip-Flolps: J-K & D-Type
151(8)
Asynchronous Counters
159(10)
TTL-Equivalent Library Counters
169(8)
Sequential Design in HDL: A Synchronous Counters
177(14)
Shift Registers & Ring Counters
191(12)
Sequential Design in HDL: Registers
203(12)
Timing Circuits: Oscillators & One-Shots
215(8)
Digital to Analog Converter
223(10)
Analog to Digital Converter
233(12)
APPENDICES 245
Appendix A References
246
Appendix B Glossary
247
Appendix C Tutorial I Schematic Based Design
257
Appendix D Tutorial II Using Simulation Tools
273
Appendix E Parallel Port Modes
281
Appendix F Data Sheets
282