|
1 The Digital Electronic Computer |
|
|
1 | (10) |
|
|
2 | (3) |
|
|
5 | (2) |
|
|
7 | (1) |
|
|
8 | (3) |
|
|
11 | (14) |
|
Digital Logic Design Process |
|
|
12 | (4) |
|
The Mathematics of Boolean Algebra |
|
|
16 | (3) |
|
|
19 | (6) |
|
3 Logic Function Synthesis |
|
|
25 | (12) |
|
|
26 | (1) |
|
|
27 | (1) |
|
|
28 | (1) |
|
|
29 | (1) |
|
|
30 | (2) |
|
|
32 | (5) |
|
4 Basic Logic Function Minimization |
|
|
37 | (16) |
|
Factoring the Sum of Products |
|
|
37 | (2) |
|
A Visual Aid to Factoring |
|
|
39 | (5) |
|
|
44 | (2) |
|
Working with the Product of Sums |
|
|
46 | (2) |
|
|
48 | (5) |
|
5 Advanced Logic Function Minimization |
|
|
53 | (18) |
|
|
53 | (6) |
|
Implicants and Implicates |
|
|
59 | (2) |
|
The Quine-McCluskey Algorithm |
|
|
61 | (3) |
|
|
64 | (7) |
|
|
71 | (16) |
|
Programmable Logic Arrays |
|
|
71 | (2) |
|
|
73 | (2) |
|
|
75 | (1) |
|
|
76 | (3) |
|
Electronic Properties of Gates |
|
|
79 | (1) |
|
|
80 | (7) |
|
|
87 | (18) |
|
|
87 | (3) |
|
|
90 | (2) |
|
|
92 | (2) |
|
|
94 | (1) |
|
|
95 | (2) |
|
|
97 | (2) |
|
|
99 | (1) |
|
|
99 | (2) |
|
|
101 | (4) |
|
|
105 | (18) |
|
|
105 | (2) |
|
|
107 | (4) |
|
Building an Adder/Subtractor |
|
|
111 | (1) |
|
|
112 | (2) |
|
|
114 | (2) |
|
|
116 | (1) |
|
|
117 | (6) |
|
9 Other Digital Representations |
|
|
123 | (12) |
|
|
123 | (2) |
|
|
125 | (1) |
|
|
126 | (1) |
|
|
126 | (1) |
|
|
127 | (1) |
|
Floating-Point Representations |
|
|
128 | (3) |
|
Designing an Encoding: Days of the Year |
|
|
131 | (1) |
|
|
132 | (3) |
|
|
135 | (14) |
|
Instructions and Datapaths |
|
|
135 | (2) |
|
|
137 | (3) |
|
|
140 | (2) |
|
|
142 | (1) |
|
Digital Representation of Instructions |
|
|
143 | (1) |
|
|
144 | (1) |
|
|
144 | (5) |
|
11 Sequential Logic Elements |
|
|
149 | (20) |
|
|
149 | (2) |
|
|
151 | (3) |
|
|
154 | (1) |
|
Other Flip Flops: D, JK, and T |
|
|
155 | (1) |
|
The State Machine Design Process |
|
|
156 | (4) |
|
|
160 | (9) |
|
12 Multiplexers and Comparators |
|
|
169 | (12) |
|
|
176 | (5) |
|
13 Decoders and Register Files |
|
|
181 | (14) |
|
|
181 | (1) |
|
|
182 | (3) |
|
|
185 | (2) |
|
Implementing Logic Functions with Decoders |
|
|
187 | (2) |
|
|
189 | (3) |
|
|
192 | (3) |
|
|
195 | (14) |
|
|
195 | (5) |
|
|
200 | (1) |
|
|
201 | (2) |
|
|
203 | (2) |
|
|
205 | (4) |
|
|
209 | (18) |
|
|
209 | (3) |
|
|
212 | (1) |
|
|
213 | (2) |
|
|
215 | (1) |
|
|
215 | (4) |
|
Example: Fibonacci Sequence |
|
|
219 | (1) |
|
|
220 | (7) |
|
16 Basic Computer Datapath |
|
|
227 | (18) |
|
|
227 | (2) |
|
|
229 | (1) |
|
|
230 | (1) |
|
|
231 | (1) |
|
|
232 | (1) |
|
|
233 | (1) |
|
|
234 | (2) |
|
|
236 | (1) |
|
|
237 | (2) |
|
|
239 | (6) |
|
|
245 | (20) |
|
|
246 | (5) |
|
|
251 | (4) |
|
Other Flip Flops for State Memory |
|
|
255 | (1) |
|
|
255 | (10) |
|
|
265 | (24) |
|
|
265 | (1) |
|
Example: Greatest Common Divisor |
|
|
266 | (5) |
|
Example: Compute Factorial |
|
|
271 | (3) |
|
Example: Fibonacci Sequence |
|
|
274 | (2) |
|
|
276 | (13) |
|
19 State Machine Theory and Optimization |
|
|
289 | (14) |
|
|
290 | (3) |
|
|
293 | (4) |
|
|
297 | (3) |
|
|
300 | (3) |
|
20 Instruction Processor Design |
|
|
303 | |
|
|
303 | (1) |
|
Design an Instruction Set |
|
|
304 | (6) |
|
Data Movement Instructions |
|
|
305 | (1) |
|
Arithmetic and Logic Operations |
|
|
306 | (1) |
|
Program Control Instructions |
|
|
307 | (2) |
|
|
309 | (1) |
|
|
310 | (5) |
|
|
315 | (1) |
|
|
316 | (1) |
|
|
317 | |