Muutke küpsiste eelistusi

Formal Methods in Computer-Aided Design: Third International Conference, FMCAD 2000 Austin, TX, USA, November 1-3, 2000 Proceedings 2000 ed. [Pehme köide]

  • Formaat: Paperback / softback, 552 pages, kõrgus x laius: 235x155 mm, kaal: 1720 g, XII, 552 p., 1 Paperback / softback
  • Sari: Lecture Notes in Computer Science 1954
  • Ilmumisaeg: 18-Oct-2000
  • Kirjastus: Springer-Verlag Berlin and Heidelberg GmbH & Co. K
  • ISBN-10: 3540412190
  • ISBN-13: 9783540412199
Teised raamatud teemal:
  • Pehme köide
  • Hind: 95,02 €*
  • * hind on lõplik, st. muud allahindlused enam ei rakendu
  • Tavahind: 111,79 €
  • Säästad 15%
  • Raamatu kohalejõudmiseks kirjastusest kulub orienteeruvalt 2-4 nädalat
  • Kogus:
  • Lisa ostukorvi
  • Tasuta tarne
  • Tellimisaeg 2-4 nädalat
  • Lisa soovinimekirja
  • Formaat: Paperback / softback, 552 pages, kõrgus x laius: 235x155 mm, kaal: 1720 g, XII, 552 p., 1 Paperback / softback
  • Sari: Lecture Notes in Computer Science 1954
  • Ilmumisaeg: 18-Oct-2000
  • Kirjastus: Springer-Verlag Berlin and Heidelberg GmbH & Co. K
  • ISBN-10: 3540412190
  • ISBN-13: 9783540412199
Teised raamatud teemal:
The biannual Formal Methods in Computer Aided Design conference (FMCAD 2000)is the third in a series of conferences under that title devoted to the use of discrete mathematical methods for the analysis of computer hardware and so- ware. The work reported in this book describes the use of modeling languages and their associated automated analysis tools to specify and verify computing systems. Functional veric ation has become one of the principal costs in a modern computer design e ort. In addition,verica tion of circuit models, timing,power, etc., requires even more eo rt. FMCAD provides a venue for academic and - dustrial researchers and practitioners to share their ideas and experiences of using discrete mathematical modeling and veric ation. It is noted with interest by the conference chairmen how this area has grown from just a few people 15 years ago to a vibrant area of research, development, and deployment. It is clear that these methods are helping reduce the cost of designing computing systems. As an example of this potential cost reduction, we have invited David Russino of Advanced Micro Devices, Inc. to describe his veric ation of ?oating-point - gorithms being used in AMD microprocessors. The program includes 30 regular presentations selected from 63 submitted papers.

Muu info

Springer Book Archives
Invited Talk Trends in Computing 1(2) Mark E. Dean Invited Paper A Case Study in Formal Verification of Register-Transfer Logic with ACL2: The Floating Point Adder of the AMD Athlon™ Processor 3(34) David M. Russinoff Contributed Papers An Algorithm for Strongly Connected Component Analysis in n log n Symbolic Steps 37(18) Roderick Bloem Harold N. Gabow Fabio Somenzi Automated Refinement Checking for Asynchronous Processes 55(18) Rajeev Alur Radu Grosu Bow-Yaw Wang Border-Block Triangular Form and Conjunction Schedule in Image Computation 73(18) In-Ho Moon Gary D. Hachtel Fabio Somenzi B2M: A Semantic Based Tool for BLIF Hardware Descriptions 91(17) David Basin Stefan Friedrich Sebastian Modersheim Checking Safety Properties Using Induction and a SAT-Solver 108(18) Mary Sheeran Satnam Singh Gunnar Stalmarck Combining Stream-Based and State-Based Verification Techniques 126(17) Nancy A. Day Mark D. Aagaard Byron Cook A Comparative Study of Symbolic Algorithms for the Computation of Fair Cycles 143(18) Kavita Ravi Roderick Bloem Fabio Somenzi Correctness of Pipelined Machines 161(18) Panagiotis Manolios Do You Trust Your Model Checker? 179(18) Wolfgang Reif Jurgen Ruf Gerhard Schellhorn Tobias Vollmer Executable Protocol Specification in ESL 197(20) Edmund M. Clarke S. German Y. Lu Helmuth Veith D. Wang Formal Verification of Floating Point Trigonometric Functions 217(17) John Harrison Hardware Modeling Using Function Encapsulation 234(12) Jun Sawada Warren A. Hunt, Jr. A Methodology for the Formal Analysis of Asynchronous Micropipelines 246(17) Antonio Cerone George J. Milne A Methodology for Large-Scale Hardware Verification 263(20) Mark D. Aagaard Robert B. Jones Thomas F. Melham John W. OLeary Carl-Johan H. Seger Model Checking Synchronous Timing Diagrams 283(16) Nina Amla E. Allen Emerson Robert P. Kurshan Kedar S. Namjoshi Model Reductions and a Case Study 299(17) Jin Hou Eduard Cerny Modeling and Parameters Synthesis for an Air Traffic Management System 316(19) Adilson Luiz Bonifacio Arnaldo Vieira Moura Monitor-Based Formal Specification of PCI 335(19) Kanna Shimizu David L. Dill Alan J. Hu SAT-Based Image Computation with Application in Reachability Analysis 354(18) Aarti Gupta Zijiang Yang Pranav Ashar Anubhav Gupta SAT-Based Verification without State Space Traversal 372(18) Per Bjesse Koen Claessen Scalable Distributed On-the-Fly Symbolic Model Checking 390(15) Shoham Ben-David Tamir Heyman Orna Grumberg Assaf Schuster The Semantics of Verilog Using Transition System Combinators 405(18) Gordon J. Pace Sequential Equivalence Checking by Symbolic Simulation 423(20) Gerd Ritter Speeding Up Image Computation by Using RTL Information 443(12) Christoph Meinel Christian Stangier Symbolic Checking of Signal-Transition Consistency for Verifying High-Level Designs 455(15) Kiyoharu Hamaguchi Hidekazu Urushihara Toshinobu Kashiwabara Symbolic Simulation with Approximate Values 470(16) Chris Wilson David L. Dill Randal E. Bryant Theory of Consistency for Modular Synchronous Systems 486(19) Randal E. Bryant Pankaj Chauhan Edmund M. Clarke Amit Goel Verifying Transaction Ordering Properties in Unbounded Bus Networks through Combined Deductive/Algorithmic Methods 505(15) Michael Jones Ganesh Gopalakrishnan Visualizing System Factorizations with Behavior Tables 520(19) Alex Tsow Steven D. Johnson Author Index 539