Muutke küpsiste eelistusi

FPGAs and Parallel Architectures for Aerospace Applications: Soft Errors and Fault-Tolerant Design 1st ed. 2016 [Kõva köide]

Edited by , Edited by
  • Formaat: Hardback, 325 pages, kõrgus x laius: 235x155 mm, kaal: 6878 g, 81 Illustrations, color; 68 Illustrations, black and white; VII, 325 p. 149 illus., 81 illus. in color., 1 Hardback
  • Ilmumisaeg: 15-Dec-2015
  • Kirjastus: Springer International Publishing AG
  • ISBN-10: 3319143514
  • ISBN-13: 9783319143514
  • Kõva köide
  • Hind: 132,08 €*
  • * hind on lõplik, st. muud allahindlused enam ei rakendu
  • Tavahind: 155,39 €
  • Säästad 15%
  • Raamatu kohalejõudmiseks kirjastusest kulub orienteeruvalt 2-4 nädalat
  • Kogus:
  • Lisa ostukorvi
  • Tasuta tarne
  • Tellimisaeg 2-4 nädalat
  • Lisa soovinimekirja
  • Formaat: Hardback, 325 pages, kõrgus x laius: 235x155 mm, kaal: 6878 g, 81 Illustrations, color; 68 Illustrations, black and white; VII, 325 p. 149 illus., 81 illus. in color., 1 Hardback
  • Ilmumisaeg: 15-Dec-2015
  • Kirjastus: Springer International Publishing AG
  • ISBN-10: 3319143514
  • ISBN-13: 9783319143514
This book introduces the concepts of soft errors in FPGAs, as well as the motivation for using commercial, off-the-shelf (COTS) FPGAs in mission-critical and remote applications, such as aerospace. The authors describe the effects of radiation on integrated circuits, present a large set of soft-error mitigation techniques that can be applied in these circuits, as well as methods for qualifying FPGAs under radiation. Coverage includes radiation effects in FPGAs, fault-tolerant techniques for FPGAs, use of COTS FPGAs in aerospace applications, experimental data of FPGAs under radiation, FPGA embedded processors under radiation, and fault injection in FPGAs. Since dedicated parallel processing architectures such as GPUs have become more desirable in aerospace applications due to high computational power, GPU analysis under radiation is also discussed.
Part I Introduction
1 Radiation Effects and Fault Tolerance Techniques for FPGAs and GPUs
3(18)
Fernanda Kastensmidt
Paolo Rech
Part II Applications
2 Brazilian Nano-satellite with Reconfigurable SOC GNSS Receiver Tracking Capability
21(12)
Glauberto L.A. Albuquerque
Manoel J.M. Carvalho
Carlos Valderrama
3 Overview and Investigation of SEU Detection and Recovery Approaches for FPGA-Based Heterogeneous Systems
33(16)
Ediz Cetin
Oliver Diessel
Tuo Li
Jude A. Ambrose
Thomas Fisk
Sri Parameswaran
Andrew G. Dempster
Part III SRAM-Based FPGAs
4 A Fault Injection technique oriented to SRAM-FPGAs
49(12)
H. Guzman-Miranda
J. Barrientos-Rojas
M.A. Aguirre
5 A Fault Injection System for Measuring Soft Processor Design Sensitivity on Virtex-5 FPGAs
61(14)
Nathan A. Harward
Michael R. Gardiner
Luke W. Hsiao
Michael J. Wirthlin
6 A Power-Aware Adaptive FDIR Framework Using Heterogeneous System-on-Chip Modules
75(16)
Shane T. Fleming
David B. Thomas
Felix Winterstein
7 Hybrid Configuration Scrubbing for Xilinx 7-Series FPGAs
91(12)
Michael Wirthlin
Alex Harding
8 Power Analysis in nMR Systems in SRAM-Based FPGAs
103(18)
Jimmy Tarrillo
Fernanda Lima Kastensmidt
9 Fault-Tolerant Manager Core for Dynamic Partial Reconfiguration in FPGAs
121(14)
Lucas A. Tambara
Jimmy Tarrillo
Fernanda L. Kastensmidt
Luca Sterpone
10 Multiple Fault Injection Platform for SRAM-Based FPGA Based on Ground-Level Radiation Experiments
135(20)
Jorge Tonfat
Jimmy Tarrillo
Lucas Tambara
Fernanda Lima Kastensmidt
Ricardo Reis
Part IV Flash-Based FPGAs
11 Radiation Effects in 65 nm Flash-Based Field Programmable Gate Array
155(20)
Jih-Jong Wang
Nadia Rezzak
Durwyn Dsilva
Chang-Kai Huang
Stephen Varela
Victor Nguyen
Gregory Bakker
John McCollum
Frank Hawley
Esmat Hamdy
12 Using C-Slow Retiming in Safety Critical and Low Power Applications
175(14)
Tobias Strauch
13 Improving the Implementation of EDAC Functions in Radiation-Hardened FPGAs
189(12)
Carlos Colodro-Conde
Rafael Toledo-Moreo
14 Neutron-Induced Single Event Effect in Mixed-Signal Flash-Based FPGA
201(18)
Lucas A. Tambara
Marcelo S. Lubaszewski
Tiago R. Balen
Paolo Rech
Fernanda L. Kastensmidt
Christopher Frost
Part V Embedded Processors in System-on-Chips
15 Mitigating Soft Errors in Processors Cores Embedded in System-on Programmable-Chips
219(20)
Stefano Esposito
Massimo Violante
16 Soft Error Mitigation in Soft-Core Processors
239(20)
Antonio Martinez-Alvarez
Sergio Cuenca-Asensi
Felipe Restrepo-Calle
17 Reducing Implicit Overheads of Soft Error Mitigation Techniques Using Selective Hardening
259(20)
Felipe Restrepo-Calle
Sergio Cuenca-Asensi
Antonio Martinez-Alvarez
18 Overhead Reduction in Data-Flow Software-Based Fault Tolerance Techniques
279(14)
Eduardo Chielle
Fernanda Lima Kastensmidt
Sergio Cuenca-Asensi
19 Fault-Tolerance Techniques for Soft-Core Processors Using the Trace Interface
293(16)
Luis Entrena
Almudena Lindoso
Marta Portela-Garcia
Luis Parra
Boyang Du
Matteo Sonza Reorda
Luca Sterpone
Part VI Parallel Architectures and GPUs
20 Soft-Error Effects on Graphics Processing Units
309
Paolo Rech
Daniel Oliveira
Philippe Navaux
Luigi Carro
Fernanda Lima Kastensmidt joined the Instituto de Informática faculty in 2005. She received a PhD in 2003 and MSE in 1999 both in Computer Science from Universidade Federal do Rio Grande do Sul (UFRGS) in Porto Alegre, RS, Brazil. Dr. Fernandas current research focuses on soft error mitigation techniques for SRAM-based FPGAs and integrated circuits, such as microprocessors, memories and network-on-chips (NoCs), and the analysis and modeling of radiation effects in those circuits. Paolo Rech is an Adjunct Professor for the Instituto de Informática.