Semiconductors (chips) are the "guts" of all electronic systems and products from PDAs to supercomputers. An ASIC (Application Specific Integrated Circuits) is a chip designed for a special application, such as a particular kind of transmission protocol (CDMA) or a hand-held computer. SOCs (System on a Chip) are the latest advancement in chip design and take ASICs one step further. SOCs place nearly all hardware components (memory, input/output, processor core, etc.) on a single chip. ASICs (and now SOCs) are in everything from airplanes to toasters and the demand for skilled chip designers has increased. IBM remains one of the world's largest chip manufacturers and semiconductors are the second largest growth market in technology, only telecommunications is bigger. This book takes chip designers and engineers through the design process and points out what's hot today, what will be hot tomorrow, and how to design in a step-by-step format. Described in the book are the practical aspects of ASIC and SOC design. It covers the on-the-job issues that designers face. This book will emphasize the principles and techniques involved in ASIC/SOC design instead of the specific tools used. It lays out the fundamental techniques for design and verification through case studies and step-by-step coverage that reflects the current issues challenging designers.
Muu info
Semiconductors (chips) are the "guts" of all electronic systems and products from PDAs to supercomputers. An ASIC (Application Specific Integrated Circuits) is a chip designed for a special application, such as a particular kind of transmission protocol (CDMA) or a hand-held computer. SOCs (System on a Chip) are the latest advancement in chip design and take ASICs one step further. SOCs place nearly all hardware components (memory, input/output, processor core, etc.) on a single chip. ASICs (and now SOCs) are in everything from airplanes to toasters and the demand for skilled chip designers has increased. IBM remains one of the world's largest chip manufacturers and semiconductors are the second largest growth market in technology, only telecommunications is bigger. This book takes chip designers and engineers through the design process and points out what's hot today, what will be hot tomorrow, and how to design in a step-by-step format. Described in the book are the practical aspects of ASIC and SOC design. It covers the on-the-job issues that designers face. This book will emphasize the principles and techniques involved in ASIC/SOC design instead of the specific tools used. It lays out the fundamental techniques for design and verification through case studies and step-by-step coverage that reflects the current issues challenging designers.
|
|
xiii | |
Preface |
|
xvii | |
Acknowledgments |
|
xxi | |
|
|
1 | (20) |
|
|
1 | (1) |
|
|
2 | (5) |
|
|
7 | (5) |
|
|
12 | (4) |
|
|
16 | (2) |
|
|
18 | (2) |
|
|
20 | (1) |
|
|
21 | (22) |
|
|
21 | (4) |
|
Methodology and Design Flow |
|
|
25 | (7) |
|
|
32 | (2) |
|
|
34 | (6) |
|
|
40 | (1) |
|
|
41 | (2) |
|
SOC Design and Verification |
|
|
43 | (38) |
|
|
43 | (1) |
|
|
44 | (3) |
|
|
47 | (9) |
|
|
56 | (1) |
|
|
57 | (22) |
|
|
79 | (1) |
|
|
79 | (2) |
|
|
81 | (30) |
|
|
81 | (1) |
|
Overview of Physical Design Flow |
|
|
82 | (5) |
|
Some Tips and Guidelines for Physical Design |
|
|
87 | (6) |
|
Modern Physical Design Techniques |
|
|
93 | (15) |
|
|
108 | (1) |
|
|
109 | (2) |
|
|
111 | (40) |
|
|
111 | (1) |
|
|
112 | (5) |
|
Low-Power Design Techniques and Methodologies |
|
|
117 | (23) |
|
|
140 | (5) |
|
Tips and Guidelines for Low-Power Design |
|
|
145 | (1) |
|
|
146 | (1) |
|
|
147 | (4) |
|
|
151 | (8) |
|
|
151 | (2) |
|
|
153 | (2) |
|
|
155 | (4) |
|
B Open Core Protocol (OCP) |
|
|
159 | (6) |
|
|
160 | (1) |
|
|
160 | (1) |
|
|
161 | (1) |
|
|
162 | (3) |
|
C Phase-Locked Loops (PLLs) |
|
|
165 | (8) |
|
|
165 | (1) |
|
|
166 | (2) |
|
|
168 | (5) |
Glossary |
|
173 | (10) |
Index |
|
183 | |
FARZAD NEKOOGAR is the author of Digital Control Using Digital Signal Processing and Timing Verification of Application-Specific Integrated Circuits, both from Prentice Hall PTR. He has over 15 years of experience in design and verification of ASICs (front-end and back-end), SOCs, FPGAs, boards, and systems. He has lectured at the University of California on signal processing, chip design, and theoretical physics.
FARANAK NEKOOGAR has many years of experience verifying ASICs and SOCs. She is currently researching the development of low-power algorithms for Ultra-Wideband (UWB) communications at the University of California at Davis in the Department of Applied Science.