Foreword |
|
xv | |
Preface |
|
xix | |
Acknowledgments |
|
xxviii | |
About the Authors |
|
xxx | |
|
Introduction: An Engineer's Companion |
|
|
1 | (30) |
|
Life Cycle: The Motivation to Develop a Simulation Strategy |
|
|
2 | (7) |
|
Prototyping: Interconnecting High-Speed Digital Signals |
|
|
9 | (4) |
|
|
13 | (4) |
|
The Need for Real-Time Test and Measurement |
|
|
17 | (14) |
|
|
28 | (3) |
|
Chip-to-Chip Timing and Simulation |
|
|
31 | (56) |
|
|
32 | (1) |
|
|
32 | (3) |
|
|
35 | (1) |
|
Setup and Hold Constraints |
|
|
36 | (4) |
|
Common-Clock On-Chip Timing |
|
|
40 | (2) |
|
Setup and Hold SPICE Simulations |
|
|
42 | (1) |
|
|
43 | (2) |
|
|
45 | (4) |
|
Common-Clock IO Timing Using a Standard Load |
|
|
49 | (5) |
|
Limits of the Common-Clock Architecture |
|
|
54 | (1) |
|
|
54 | (1) |
|
|
55 | (2) |
|
CMOS Differential Receiver |
|
|
57 | (1) |
|
|
58 | (2) |
|
Receiver Current-Voltage Characteristics |
|
|
60 | (1) |
|
|
61 | (2) |
|
|
63 | (1) |
|
Output Rise and Fall Times |
|
|
64 | (2) |
|
|
66 | (2) |
|
Behavioral Modeling of IO Circuits |
|
|
68 | (1) |
|
Behavioral Model for CMOS Push-Pull Driver |
|
|
69 | (2) |
|
Behavioral Modeling Assumptions |
|
|
71 | (1) |
|
|
71 | (5) |
|
|
76 | (1) |
|
|
76 | (1) |
|
|
77 | (1) |
|
|
78 | (2) |
|
Behavioral Modeling Assumptions (Reprise) |
|
|
80 | (1) |
|
Comparison of SPICE and IBIS Models |
|
|
81 | (2) |
|
Accuracy and Quality of IO Circuit Models |
|
|
83 | (4) |
|
|
86 | (1) |
|
Signal Path Analysis as an Aid to Signal Integrity |
|
|
87 | (30) |
|
The Transmission Line Environment |
|
|
89 | (3) |
|
Characteristic Impedance, Reflections, and Signal Integrity |
|
|
92 | (5) |
|
The Reflection Coefficient, Impedance, and TDR Concepts |
|
|
97 | (6) |
|
Looking at Real-World Circuit Characteristics |
|
|
103 | (1) |
|
|
104 | (5) |
|
Differential TDR Measurements |
|
|
109 | (2) |
|
Frequency Domain Measurements for SI Applications |
|
|
111 | (6) |
|
|
115 | (2) |
|
|
117 | (42) |
|
Evolution from a Common Ancestor |
|
|
118 | (3) |
|
|
121 | (2) |
|
|
123 | (2) |
|
|
125 | (2) |
|
|
127 | (1) |
|
|
128 | (1) |
|
|
129 | (2) |
|
Rising and Falling Waveforms |
|
|
131 | (1) |
|
Interconnect Sensitivity Analysis |
|
|
132 | (3) |
|
Conductor and Dielectric Losses |
|
|
135 | (3) |
|
|
138 | (4) |
|
Pin-to-Pin Capacitance Variation |
|
|
142 | (1) |
|
Length Variation within a Byte Lane |
|
|
142 | (1) |
|
|
143 | (4) |
|
Vref AC Noise and Resistor Tolerance |
|
|
147 | (2) |
|
|
149 | (1) |
|
Final Read and Write Timing Budgets |
|
|
149 | (5) |
|
|
154 | (5) |
|
|
155 | (4) |
|
Real-Time Measurements: Probing |
|
|
159 | (54) |
|
The Anatomy of a Modern Oscilloscope Probe |
|
|
160 | (3) |
|
|
163 | (1) |
|
|
164 | (1) |
|
|
164 | (2) |
|
|
166 | (6) |
|
Dynamic Range Limitations |
|
|
172 | (15) |
|
Advanced Probing Techniques |
|
|
187 | (21) |
|
|
208 | (5) |
|
|
212 | (1) |
|
Testing and Debugging: Oscilloscopes and Logic Analyzers |
|
|
213 | (42) |
|
Fundamentals of Signal Integrity |
|
|
214 | (1) |
|
Signal Integrity Concepts |
|
|
215 | (6) |
|
Verification Tools: Oscilloscopes |
|
|
221 | (6) |
|
Verification Tools: Logic Analyzers |
|
|
227 | (18) |
|
Combining Analog and Digital Measurements |
|
|
245 | (6) |
|
|
251 | (4) |
|
|
253 | (2) |
|
Replicating Real-World Signals with Signal Sources |
|
|
255 | (32) |
|
Observing and Controlling Circuit Behavior |
|
|
256 | (1) |
|
|
257 | (2) |
|
Signal-Generation Techniques |
|
|
259 | (2) |
|
Arbitrary Function Generator |
|
|
261 | (8) |
|
The Arbitrary Waveform Generator |
|
|
269 | (12) |
|
|
281 | (6) |
|
|
285 | (2) |
|
Signal Analysis and Compliance |
|
|
287 | (80) |
|
|
288 | (5) |
|
High-Performance Tools for Compliance Measurements |
|
|
293 | (3) |
|
Validation and Compliance Measurements |
|
|
296 | (1) |
|
Understanding Serial Architectures |
|
|
297 | (9) |
|
Physical Layer Compliance Testing |
|
|
306 | (6) |
|
Measurements on Optical Signals |
|
|
312 | (3) |
|
Compliance Measurement Considerations: Analysis |
|
|
315 | (4) |
|
|
319 | (6) |
|
|
325 | (3) |
|
|
328 | (4) |
|
Transmitter Measurement Examples |
|
|
332 | (2) |
|
Impedance and Link Measurements |
|
|
334 | (11) |
|
Receiver Testing Brings Unique Challenges |
|
|
345 | (11) |
|
Digital Validation and Compliance |
|
|
356 | (5) |
|
|
361 | (6) |
|
|
364 | (3) |
|
|
367 | (32) |
|
High-Speed Serial Interfaces |
|
|
368 | (3) |
|
|
371 | (2) |
|
Ideal Driver and Lossy Transmission Line |
|
|
373 | (2) |
|
Differential Driver with De-emphasis |
|
|
375 | (4) |
|
|
379 | (2) |
|
|
381 | (2) |
|
|
383 | (3) |
|
|
386 | (1) |
|
|
387 | (5) |
|
|
392 | (1) |
|
Sensitivity Analysis Results |
|
|
393 | (3) |
|
Model-to-Hardware Correlation |
|
|
396 | (3) |
|
|
398 | (1) |
|
|
399 | (40) |
|
|
400 | (2) |
|
|
402 | (5) |
|
Overview of the Real-Time Spectrum Analyzer |
|
|
407 | (6) |
|
How a Real-Time Spectrum Analyzer Works |
|
|
413 | (4) |
|
Applying Real-Time Spectrum Analysis |
|
|
417 | (22) |
|
|
437 | (2) |
Index |
|
439 | |