Muutke küpsiste eelistusi

Verified Software. Theories, Tools and Experiments.: 14th International Conference, VSTTE 2022, Trento, Italy, October 1718, 2022, Revised Selected Papers 1st ed. 2023 [Pehme köide]

Edited by , Edited by
  • Formaat: Paperback / softback, 167 pages, kõrgus x laius: 235x155 mm, kaal: 285 g, 20 Illustrations, color; 195 Illustrations, black and white; VIII, 167 p. 215 illus., 20 illus. in color., 1 Paperback / softback
  • Sari: Lecture Notes in Computer Science 13800
  • Ilmumisaeg: 02-Feb-2023
  • Kirjastus: Springer International Publishing AG
  • ISBN-10: 3031258029
  • ISBN-13: 9783031258022
  • Pehme köide
  • Hind: 48,70 €*
  • * hind on lõplik, st. muud allahindlused enam ei rakendu
  • Tavahind: 57,29 €
  • Säästad 15%
  • Raamatu kohalejõudmiseks kirjastusest kulub orienteeruvalt 2-4 nädalat
  • Kogus:
  • Lisa ostukorvi
  • Tasuta tarne
  • Tellimisaeg 2-4 nädalat
  • Lisa soovinimekirja
  • Formaat: Paperback / softback, 167 pages, kõrgus x laius: 235x155 mm, kaal: 285 g, 20 Illustrations, color; 195 Illustrations, black and white; VIII, 167 p. 215 illus., 20 illus. in color., 1 Paperback / softback
  • Sari: Lecture Notes in Computer Science 13800
  • Ilmumisaeg: 02-Feb-2023
  • Kirjastus: Springer International Publishing AG
  • ISBN-10: 3031258029
  • ISBN-13: 9783031258022
This book constitutes the refereed proceedings of the 14th International Conference on Verified Software. Theories, Tools and Experiments, VSTTE 2022 held in Trento, Italy, during October 17–18, 2022.

The 9 papers presented in this volume were carefully reviewed and selected from 20 submissions. The papers describe software verification efforts that involve collaboration, theory unification, tool integration, and formalized domain knowledge as well as novel experiments and case studies evaluating verification techniques and technologies.

Compositional Safety LTL Synthesis.- Leroy and Blazy were right: their
memory model soundness proof is automatable.- Shellac: a compiler synthesizer
for concurrent programs.- A sequentialization procedure for fault-tolerant
protocols.- Towards Practical Partial Order Reduction for High-Level
Formalisms.- SMT-based Verification of Persistency Invariants of Px86
Programs.- A Formal Semantics for P-Code.- Separating Separation Logic -
Modular Verification of Red-Black Trees.- Residual Runtime Verification via
Reachability Analysis.