Muutke küpsiste eelistusi

Embedded Systems Design with FPGAs 2013 ed. [Pehme köide]

Edited by , Edited by , Edited by
  • Formaat: Paperback / softback, 278 pages, kõrgus x laius: 235x155 mm, kaal: 4394 g, X, 278 p., 1 Paperback / softback
  • Ilmumisaeg: 28-Jan-2015
  • Kirjastus: Springer-Verlag New York Inc.
  • ISBN-10: 1489992626
  • ISBN-13: 9781489992628
  • Pehme köide
  • Hind: 106,28 €*
  • * hind on lõplik, st. muud allahindlused enam ei rakendu
  • Tavahind: 125,03 €
  • Säästad 15%
  • Raamatu kohalejõudmiseks kirjastusest kulub orienteeruvalt 2-4 nädalat
  • Kogus:
  • Lisa ostukorvi
  • Tasuta tarne
  • Tellimisaeg 2-4 nädalat
  • Lisa soovinimekirja
  • Formaat: Paperback / softback, 278 pages, kõrgus x laius: 235x155 mm, kaal: 4394 g, X, 278 p., 1 Paperback / softback
  • Ilmumisaeg: 28-Jan-2015
  • Kirjastus: Springer-Verlag New York Inc.
  • ISBN-10: 1489992626
  • ISBN-13: 9781489992628

This publication presents the most modern applications of field-programmable gate array devices (FPGAs) as deployed in the design of embedded systems. The coverage includes state-of-the-art material from both academia and industry on an wealth of topics.



This book presents the methodologies and for embedded systems design, using field programmable gate array (FPGA) devices, for the most modern applications. Coverage includes state-of-the-art research from academia and industry on a wide range of topics, including applications, advanced electronic design automation (EDA), novel system architectures, embedded processors, arithmetic, and dynamic reconfiguration.
Preface.- Widening the Memory Bottleneck by Automatically-Compiled Application-Specific Speculation Mechanisms.- Decimal Division using the Newton-Raphson Method and Radix-1000 Arithmetic.- Lifetime Reliability Sensing In Modern FPGAs.- Model-Based Performance Evaluation of Dynamic Partial Reconfigurable FPGAs.- Switch design for soft interconnection networks.- Embedded Systems Start-up under Timing Constraints on Modern FPGAs.- Run-Time Scalable Architecture for Deblocking Filtering in H.264/AVC - SVC Video Codecs.- CAPH: A Language for Implementing Stream-Processing Applications on FPGAs.- Compact Clefia Implementation on FPGAs.- A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions.