Preface |
|
xi | |
Acknowledgments |
|
xiii | |
Editorial Board |
|
xv | |
Editors |
|
xvii | |
Contributors |
|
xxi | |
|
PART I Circuits and Signals |
|
|
|
1 DC and Transient Circuit Analysis |
|
|
1 | (1) |
|
|
|
|
1 | (6) |
|
|
|
|
|
|
|
|
|
Series and Parallel Relationships |
|
|
|
Voltage and Current Divider Rule |
|
|
|
Delta-Wye (Δ-Y) Transformations |
|
|
|
1.2 Systematic Circuit Analysis Techniques |
|
|
7 | (9) |
|
|
|
|
|
|
|
1.3 Circuit Modeling Techniques |
|
|
16 | (3) |
|
|
|
Thevenin and Norton Equivalent Circuits |
|
|
|
|
|
|
19 | (17) |
|
|
|
|
|
|
36 | |
|
|
36 | |
|
|
2 | (1) |
|
|
|
|
2 | (1) |
|
|
3 | (5) |
|
|
|
|
|
|
|
|
|
|
8 | (20) |
|
|
|
Frequency Response (Laplace) Analysis |
|
|
|
|
|
|
|
Sinusoidal Steady-State Example |
|
|
|
Complete Response Example |
|
|
|
|
28 | (12) |
|
Instantaneous, Average, and Reactive Power |
|
|
|
|
|
Complex and Apparent Power |
|
|
|
Maximum Average Power Transfer |
|
|
|
|
|
|
40 | (1) |
|
|
40 | |
|
3 Computational Methods in Node and Loop Analyses |
|
|
3 | (1) |
|
|
|
|
1 | (3) |
|
|
4 | (2) |
|
3.3 An AC Analysis Example |
|
|
6 | (2) |
|
3.4 Computer Simulation of Networks |
|
|
8 | (3) |
|
|
11 | (1) |
|
|
12 | (1) |
|
|
13 | |
|
4 Transistor Operation and Modeling |
|
|
4 | (1) |
|
|
|
1 | (1) |
|
4.2 Transistor Operation and Characterization |
|
|
1 | (4) |
|
MOSFET Operation and Characterization |
|
|
|
BJT Operation and Characterization |
|
|
|
|
|
5 Application of Operational Amplifiers |
|
|
5 | (1) |
|
|
|
|
1 | (2) |
|
|
|
Linear Range of Operation |
|
|
|
5.2 Node Voltage Analysis of Op Amp Circuits |
|
|
3 | (9) |
|
|
|
|
|
|
|
Weighted Difference Amplifier |
|
|
|
|
|
|
|
|
|
|
|
|
|
5.3 Common Op Amp Circuits |
|
|
12 | (1) |
|
5.4 Circuit Design with Op Amps |
|
|
12 | (15) |
|
|
|
|
|
Gain Bandwidth Limitation |
|
|
|
|
|
5.5 Realistic Op Amp Model |
|
|
27 | (2) |
|
|
|
|
|
|
|
Input Bias and Offset Currents |
|
|
|
|
|
|
|
|
29 | (1) |
|
|
30 | |
|
6 Frequency Response and Bode Diagrams |
|
|
6 | (1) |
|
|
|
|
1 | (1) |
|
6.2 Theoretical Relationships |
|
|
1 | (1) |
|
6.3 Measurement of the Frequency Response |
|
|
2 | (1) |
|
6.4 Displaying the Frequency Response---The Bode Diagram |
|
|
3 | (17) |
|
|
|
Bode Plots of the Factors |
|
|
|
|
|
Temporal Frequency versus Angular Frequency |
|
|
|
|
20 | |
|
|
7 | (1) |
|
|
|
1 | (2) |
|
7.2 Properties of the Laplace Transform |
|
|
3 | (3) |
|
|
|
|
|
|
|
|
|
Initial and Final Value Theorems |
|
|
|
|
|
Derivatives (Differentiation) |
|
|
|
7.3 The Inverse Transform |
|
|
6 | (1) |
|
|
|
7.4 Miscellaneous Examples |
|
|
7 | (5) |
|
|
12 | |
|
|
|
|
8 | (1) |
|
|
8.1 Nonlinear Static I-V Characteristics |
|
|
1 | (5) |
|
|
|
Forward I-V Diode Characteristics |
|
|
|
Reverse I-V Characteristics |
|
|
|
|
6 | (2) |
|
|
|
|
|
|
8 | (1) |
|
8.4 Temperature Properties |
|
|
9 | (1) |
|
8.5 Piecewise Linear Model |
|
|
10 | (1) |
|
8.6 Different Types of Diodes |
|
|
11 | (4) |
|
|
|
|
|
Tunnel Diodes (Esaki Diodes) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
15 | |
|
9 Bipolar Junction Transistor |
|
|
9 | (1) |
|
|
|
|
1 | (2) |
|
|
3 | (2) |
|
9.3 Current Gains of Bipolar Transistors |
|
|
5 | (2) |
|
9.4 High Current Phenomena |
|
|
7 | (1) |
|
|
8 | (2) |
|
|
10 | (2) |
|
Integrated NPN Bipolar Transistor |
|
|
|
Lateral and Vertical PNP Transistors |
|
|
|
|
12 | (3) |
|
|
|
|
|
SPICE Model of the Bipolar Transistor |
|
|
|
|
15 | (5) |
|
Operation Principle and Performance Advantages over Si BJT |
|
|
|
Industry Practice and Fabrication Technology |
|
|
|
|
20 | |
|
10 Field Effect Transistors |
|
|
10 | (1) |
|
|
|
|
1 | (1) |
|
|
1 | (9) |
|
MOS Structure and Threshold Voltage |
|
|
|
MOS Transistor Current Characteristics |
|
|
|
Second-Order Effects on a MOS Transistor |
|
|
|
10.3 Junction Field Effect Transistor |
|
|
10 | (3) |
|
10.4 Static Induction Transistor |
|
|
13 | (4) |
|
Theory of SIT Operation for Small Currents |
|
|
|
Theory of SIT for Large Currents |
|
|
|
Bipolar Mode of Operation of the SIT |
|
|
|
10.5 Lateral Punch-Through Transistor |
|
|
17 | (2) |
|
10.6 Power MOS Transistors |
|
|
19 | (2) |
|
|
21 | |
|
11 Noise in Semiconductor Devices |
|
|
11 | (1) |
|
|
|
|
1 | (1) |
|
11.2 Sources of Noise in Semiconductor Devices |
|
|
1 | (5) |
|
|
|
|
|
Generation-Recombination Noise |
|
|
|
|
|
|
|
|
|
|
|
11.3 Noise of BJTs, JFETs, and MOSFETs |
|
|
6 | (6) |
|
|
|
|
|
|
|
Low Noise Circuits for Low Frequency Range |
|
|
|
|
12 | (1) |
|
12 Physical Phenomena Used in Sensors |
|
|
12 | (1) |
|
|
|
|
1 | (1) |
|
12.2 Piezoresistive Effect |
|
|
1 | (4) |
|
12.3 Thermoelectric Effect |
|
|
5 | (1) |
|
12.4 Piezoelectric Effect |
|
|
5 | (1) |
|
|
6 | (2) |
|
12.6 Photoelectric Effect in Semiconductors |
|
|
8 | (1) |
|
12.7 Photoelectric Effect in p-n Junctions |
|
|
9 | (1) |
|
12.8 Temperature Effect in p-n Junctions |
|
|
9 | (2) |
|
|
11 | (1) |
|
|
12 | (1) |
|
|
12 | (1) |
|
|
13 | (1) |
|
|
|
|
|
|
Montserrat Fernandez-Bolanos |
|
|
|
|
|
1 | (1) |
|
13.2 Sensing and Measuring Principles |
|
|
2 | (7) |
|
|
|
|
|
|
|
|
|
|
|
|
|
13.3 MEMS Actuation Principles |
|
|
9 | (3) |
|
|
|
|
|
|
|
|
|
|
|
|
12 | (18) |
|
|
|
|
|
Radio Frequency MEMS: Capacitive Switches and Phase Shifters |
|
|
|
|
|
|
|
|
30 | |
|
|
14 | (1) |
|
|
|
|
|
1 | (1) |
|
14.2 Modeling and Scaling Laws |
|
|
2 | (3) |
|
|
|
|
|
|
|
|
5 | (3) |
|
Semiconductor Substrates: Silicon and Other Compound Materials |
|
|
|
Silicon Oxide and Silicon Nitride |
|
|
|
Insulating Substrates: Quartz, Glass, and Sapphire |
|
|
|
|
|
|
|
|
|
|
8 | (4) |
|
Material Deposition Techniques for MEMS |
|
|
|
Classification of Deposition Techniques |
|
|
|
Physical Deposition Techniques |
|
|
|
Physical Vapor Deposition |
|
|
|
|
|
|
|
|
|
|
|
Chemical Deposition and Growth Techniques |
|
|
|
|
|
Chemical Vapor Deposition |
|
|
|
|
|
|
|
|
12 | (2) |
|
|
|
|
|
|
14 | (1) |
|
|
15 | (1) |
|
|
15 | (1) |
|
|
|
|
|
|
1 | (1) |
|
|
1 | (1) |
|
|
2 | (2) |
|
|
4 | (2) |
|
|
6 | (4) |
|
MEMS Replacement of Existing System Components |
|
|
|
Antenna, Filters, and Matching Network Step-Tuning Examples in PWB MEMS |
|
|
|
|
|
|
|
Switched Line Phase Shifters |
|
|
|
Reflective Hybrid Coupler with Shunt Switches |
|
|
|
Lower Loss Cantilever and Fine Grain Variable MEMS Phase Shifters |
|
|
|
|
10 | (4) |
|
|
|
|
|
Coarse and Fine Sun Sensors |
|
|
|
Shutter for Reflective Control |
|
|
|
|
|
|
14 | (2) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
16 | (3) |
|
|
|
|
|
|
|
|
19 | |
|
16 Transistors in Switching Circuits |
|
|
16 | (1) |
|
|
16.1 Large-Signal Models: Use of a Transistor as a Switch |
|
|
1 | (1) |
|
|
1 | (7) |
|
Basic Switch Using an npn |
|
|
|
Switch Circuit with a Resistive Load |
|
|
|
|
|
|
|
|
8 | (5) |
|
Basic Switch Circuit Using an nFET |
|
|
|
Switch Circuit with a Resistive Load |
|
|
|
Switch Circuits Driving an LED |
|
|
|
Basic Switch Circuit Using a pFET |
|
|
|
|
13 | (4) |
|
|
|
|
|
|
17 | (1) |
|
17 Transistors in Amplifier Circuits |
|
|
17 | (1) |
|
|
17.1 Using Linear Transistor Models for Amplifiers |
|
|
1 | (1) |
|
|
2 | (12) |
|
High-Gain Amplifier with Input Resistor Biasing |
|
|
|
Common-Emitter Amplifier with Emitter Resistor and Load Resistor |
|
|
|
High-Gain Amplifier with Current Source Biasing and Capacitively Coupled Load |
|
|
|
Alternative High-Gain Amplifier |
|
|
|
|
|
|
14 | (24) |
|
|
|
High-Gain Amplifier with Input Resistor Biasing |
|
|
|
Common-Emitter Amplifier with Emitter Resistor and Load Resistor |
|
|
|
High-Gain Amplifier with Current Source Biasing and Capacitively Coupled Load |
|
|
|
Alternative High-Gain Amplifier |
|
|
|
|
|
17.4 Swing: Putting AC and DC Together |
|
|
38 | (9) |
|
High-Gain Amplifier with Input Resistor Biasing |
|
|
|
High-Gain Amplifier with Input Resistor Biasing and a Resistive Load |
|
|
|
High-Gain Amplifier with Current Source Biasing and Capacitively Coupled Resistive Load |
|
|
|
|
|
|
47 | |
|
High-Gain Amplifier with Input Resistor Biasing |
|
|
|
High-Gain Amplifier with Current Mirror Biasing and Voltage Follower |
|
|
|
18 A Simplistic Approach to the Analysis of Transistor Amplifiers |
|
|
18 | (1) |
|
|
|
|
1 | (2) |
|
|
|
Bipolar Junction Transistors |
|
|
|
18.2 Calculating Biasing Currents |
|
|
3 | (3) |
|
18.3 Small-Signal Analysis |
|
|
6 | (7) |
|
Common-Source and Common-Emitter Configurations |
|
|
|
Common-Drain and Common-Collector Configurations |
|
|
|
Common-Gate and Common-Base Configurations |
|
|
|
18.4 Circuits with PNP and PMOS Transistors |
|
|
13 | (2) |
|
18.5 Analysis of Circuits with Multiple Transistors |
|
|
15 | (5) |
|
|
20 | |
|
19 Analog and Digital VLSI Design |
|
|
19 | (1) |
|
|
|
|
1 | (1) |
|
19.2 CMOS Devices and Layout |
|
|
1 | (2) |
|
19.3 Electrical Behavior for Digital Design |
|
|
3 | (1) |
|
19.4 Electrical Behavior for Analog Design |
|
|
4 | (1) |
|
|
5 | (3) |
|
|
|
19.6 Complex Logic Gate Design |
|
|
8 | (1) |
|
19.7 Latches and Flip-Flops |
|
|
8 | (1) |
|
|
9 | (1) |
|
19.9 Biasing for Analog Design |
|
|
10 | (1) |
|
19.10 Differential Amplifier |
|
|
11 | (1) |
|
|
12 | (2) |
|
|
14 | (1) |
|
|
15 | (3) |
|
|
18 | (1) |
|
|
18 | (2) |
|
PART III Digital Circuits |
|
|
|
20 Digital Design---Combinational Logic |
|
|
20 | (1) |
|
|
|
|
1 | (1) |
|
20.2 Number Representation |
|
|
1 | (1) |
|
20.3 Two-Valued Boolean Logic |
|
|
2 | (2) |
|
|
4 | (2) |
|
20.5 Common Combinational Elements |
|
|
6 | (2) |
|
20.6 Modern Combinational Design Practices |
|
|
8 | (13) |
|
|
|
21 Digital Design---Sequential Logic |
|
|
21 | (1) |
|
|
|
Combinational and Sequential Logic |
|
|
|
|
|
|
|
Designing a Sequence Detector |
|
|
|
|
|
|
|
|
22 | (1) |
|
|
|
|
1 | (2) |
|
22.2 Processor Core Options |
|
|
3 | (1) |
|
22.3 Processor Definition Process |
|
|
3 | (1) |
|
22.4 Software Development Aspects |
|
|
3 | (1) |
|
22.5 Utilization of Soft-Core Processors |
|
|
4 | (1) |
|
|
5 | (1) |
|
22.7 Soft-Core Processor on an ASIC vs. FPGA |
|
|
5 | (1) |
|
|
5 | (1) |
|
22.9 Applications for Soft-Core Processors |
|
|
6 | (1) |
|
|
6 | (17) |
|
|
23 | (1) |
|
|
23.1 Hardware Organization |
|
|
1 | (3) |
|
|
4 | (2) |
|
|
|
|
|
23.3 Information Representation in Digital Computers |
|
|
6 | (4) |
|
23.4 Computer Programming Model |
|
|
10 | (15) |
|
|
|
|
|
|
|
|
|
Computer Instruction Types |
|
|
|
Interrupts and Exceptions |
|
|
|
23.5 Evaluating Instruction Set Architectures |
|
|
25 | (1) |
|
23.6 Computer System Design |
|
|
26 | (3) |
|
23.7 Hierarchical Memory Systems |
|
|
29 | (7) |
|
|
|
|
|
|
|
Memory System Organization |
|
|
|
|
|
Virtual Memory Management |
|
|
|
23.8 Interfaces to Input/Output Devices |
|
|
36 | (1) |
|
23.9 Microcontroller Architectures |
|
|
37 | (2) |
|
23.10 Multiple Processor Architectures |
|
|
39 | (4) |
|
|
43 | |
|
24 FPGAs and Reconfigurable Systems |
|
|
24 | (1) |
|
|
|
|
1 | (3) |
|
24.2 Advanced Hardware Resources in FPGAs |
|
|
4 | (1) |
|
Integrated Functional Blocks |
|
|
|
|
|
|
|
|
5 | (1) |
|
24.4 Software Tools for FPGAs |
|
|
5 | (2) |
|
|
|
|
|
Software and Hardware Debugging Tools |
|
|
|
|
|
Signal Integrity and Mixed-Signal Design Tools |
|
|
|
24.5 Role of FPGAs in Reconfigurable Systems |
|
|
7 | (6) |
|
FPGAs as Reconfigurable Elements |
|
|
|
|
13 | (3) |
|
|
|
|
|
Communication Processors and Interfaces |
|
|
|
Digital Signal Processing and Digital Control |
|
|
|
|
|
|
|
|
16 | (1) |
|
|
17 | (8) |
|
PART IV Digital and Analog Signal Processing |
|
|
|
|
25 | (1) |
|
|
|
|
2 | (1) |
|
25.2 Continuous-Time Signals |
|
|
2 | (2) |
|
|
|
|
|
25.3 Time-Domain Analysis of Continuous-Time Signals |
|
|
4 | (1) |
|
Basic Operations on Signals |
|
|
|
|
|
25.4 Frequency-Domain Analysis of Continuous-Time Signals |
|
|
5 | (7) |
|
|
|
|
|
|
|
25.5 Continuous-Time Signal Processors |
|
|
12 | (1) |
|
25.6 Time-Domain Analysis of Continuous-Time Signal Processors |
|
|
13 | (1) |
|
25.7 Frequency-Domain Analysis of Continuous-Time Signal Processors |
|
|
14 | (1) |
|
25.8 Continuous-Time (Analog) Filters |
|
|
15 | (3) |
|
|
|
|
|
|
18 | (1) |
|
25.10 Discrete-Time Signals |
|
|
19 | (2) |
|
|
|
|
|
|
|
25.11 Time-Domain Analysis of Discrete-Time Signals |
|
|
21 | (1) |
|
Basic Operations on Signals |
|
|
|
|
|
|
|
25.12 Frequency-Domain Analysis of Discrete-Time Signals |
|
|
22 | (9) |
|
|
|
Discrete Fourier Transforms |
|
|
|
|
|
Discrete-Time Fourier Transforms |
|
|
|
|
|
25.13 Discrete-Time Signal Processors |
|
|
31 | (1) |
|
25.14 Time-Domain Analysis of Discrete-Time Signal Processors |
|
|
31 | (1) |
|
25.15 Frequency-Domain Analysis of Discrete-Time Signal Processors |
|
|
32 | (2) |
|
25.16 Discrete-Time (Digital) Filters |
|
|
34 | (4) |
|
|
|
|
|
|
|
25.17 Discrete-Time Analysis of Continuous-Time Signals |
|
|
38 | (1) |
|
25.18 Discrete-Time Processing of Continuous-Time Signals |
|
|
39 | (1) |
|
|
40 | |
|
26 Analog Filter Synthesis |
|
|
26 | (1) |
|
|
|
|
1 | (1) |
|
26.2 Methods to Synthesize Low-Pass Filter |
|
|
1 | (9) |
|
Butterworth Low-Pass Filter |
|
|
|
Chebyshev Low-Pass Filter |
|
|
|
Inverse Chebyshev Low-Pass Filter |
|
|
|
Cauer Elliptic Low-Pass Filter |
|
|
|
26.3 Frequency Transformations |
|
|
10 | (3) |
|
Frequency Transformations Low-Pass to High-Pass |
|
|
|
Frequency Transformations Low-Pass to Band-Pass |
|
|
|
Frequency Transformations Low-Pass to Band-Stop |
|
|
|
Frequency Transformation Low-Pass to Multiple Band-Pass |
|
|
|
26.4 Summary and Conclusion |
|
|
13 | (1) |
|
|
14 | (13) |
|
27 Active Filter Implementation |
|
|
27 | (1) |
|
|
|
|
|
1 | (1) |
|
|
2 | (2) |
|
|
|
|
|
Two Popular Second-Order Low-Pass Circuits |
|
|
|
Second-Order High-Pass Filter |
|
|
|
27.3 Circuits with Placement of Poles and Zeros |
|
|
4 | (4) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
8 | (7) |
|
27.5 Summary and Conclusion |
|
|
15 | (1) |
|
|
15 | (13) |
|
28 Designing Passive Filters with Lossy Elements |
|
|
28 | (1) |
|
|
|
|
1 | (1) |
|
|
1 | (3) |
|
|
4 | (2) |
|
28.4 Solving the System of Equations |
|
|
6 | (1) |
|
28.5 Limitations for Losses |
|
|
7 | (1) |
|
|
8 | (1) |
|
|
8 | (21) |
|
|
|
29 Electromagnetic Fields |
|
|
29 | (1) |
|
|
|
|
|
1 | (1) |
|
29.2 Charge, Current, and Continuity Equation |
|
|
1 | (3) |
|
|
|
|
|
|
|
29.3 Electrostatic and Magnetostatic Fields |
|
|
4 | (9) |
|
Coulomb's Law and Electric Field |
|
|
|
Biot-Savart Law and Magnetic Flux Density |
|
|
|
|
|
|
13 | (5) |
|
Concept of Potential Energy |
|
|
|
|
|
Relationship between E and V |
|
|
|
Potential Function for a Given Charge Distribution |
|
|
|
|
|
|
|
29.5 Gauss' Law and Ampere's Law |
|
|
18 | (9) |
|
|
|
|
|
|
|
29.6 Material Interaction |
|
|
27 | (2) |
|
|
|
|
|
|
|
29.7 Faraday's Law, Displacement Current, and Maxwell's Equations |
|
|
29 | (1) |
|
|
|
|
|
|
|
|
30 | (1) |
|
30 Propagating Electromagnetic Fields |
|
|
30 | (1) |
|
|
|
|
30.1 Maxwell's Equations in the Time Domain and Phasor Domain |
|
|
1 | (8) |
|
Maxwell's Equations in Complex (Phasor) Domain |
|
|
|
Maxwell's Equations in Complex (Phasor) Domain |
|
|
|
|
|
|
|
Propagation in a Lossless Media |
|
|
|
Propagation in a Low-Loss Dielectric |
|
|
|
Propagation in a Good Conductor |
|
|
|
Reflection and Transmission of Plane Waves |
|
|
|
|
9 | (9) |
|
|
|
|
|
Lossless Transmission Lines |
|
|
|
Terminated Transmission Lines |
|
|
|
|
|
|
|
|
18 | (9) |
|
Hollow Conducting Cylinders |
|
|
|
Transverse Electric TEm, n Waves |
|
|
|
Transverse Electric TMm, n Waves |
|
|
|
|
|
|
|
|
27 | (4) |
|
Differential or Hertzian Dipole |
|
|
|
|
|
|
|
|
|
|
31 | (1) |
|
31 Transmission Line Time-Domain Analysis and Signal Integrity |
|
|
31 | |
|
|
|
|
|
1 | (1) |
|
|
2 | (1) |
|
31.3 Transmission-Line Modeling |
|
|
3 | (4) |
|
31.4 Reflection and Transmission at Boundaries |
|
|
7 | (1) |
|
|
8 | (4) |
|
31.6 Multiple Transmission Line Sections |
|
|
12 | (1) |
|
31.7 Transmission Line Junctions |
|
|
13 | (1) |
|
|
14 | (5) |
|
|
19 | (4) |
|
|
23 | (1) |
|
|
23 | |
Index |
|
1 | |