Muutke küpsiste eelistusi

Multicore Technology: Architecture, Reconfiguration, and Modeling [Pehme köide]

Edited by (HITEC University, Taxila, Pakistan), Edited by (University of Essex, UK)
  • Formaat: Paperback / softback, 491 pages, kõrgus x laius: 234x156 mm, kaal: 453 g, 29 Tables, black and white; 171 Illustrations, black and white
  • Sari: Embedded Multi-Core Systems
  • Ilmumisaeg: 12-Oct-2017
  • Kirjastus: CRC Press
  • ISBN-10: 1138072508
  • ISBN-13: 9781138072503
Teised raamatud teemal:
  • Formaat: Paperback / softback, 491 pages, kõrgus x laius: 234x156 mm, kaal: 453 g, 29 Tables, black and white; 171 Illustrations, black and white
  • Sari: Embedded Multi-Core Systems
  • Ilmumisaeg: 12-Oct-2017
  • Kirjastus: CRC Press
  • ISBN-10: 1138072508
  • ISBN-13: 9781138072503
Teised raamatud teemal:

The saturation of design complexity and clock frequencies for single-core processors has resulted in the emergence of multicore architectures as an alternative design paradigm. Nowadays, multicore/multithreaded computing systems are not only a de-facto standard for high-end applications, they are also gaining popularity in the field of embedded computing.

The start of the multicore era has altered the concepts relating to almost all of the areas of computer architecture design, including core design, memory management, thread scheduling, application support, inter-processor communication, debugging, and power management. This book gives readers a holistic overview of the field and guides them to further avenues of research by covering the state of the art in this area. It includes contributions from industry as well as academia.

Architecture and Design Flow: MORA: High-Level FPGA Programming Using a
Many-Core Framework. Implementing Time-Constrained Applications on a
Predictable MPSoc. SESAM: A Virtual Prototyping Solution to Design Multicore
Architectures. Parallelism and Optimization: Verified Multicore Parallelism
Using Atomic Verifiable Operations. Accelerating Critical Section Execution
with Multicore Architectures. Memory Systems: TMbox: A Flexible and
Reconfigurable Hybrid Transactional Memory System. EM2. CAFÉ: Cache-Aware
Fair and Efficient Scheduling for CMPs. Debugging: Software Debugging
Infrastructure for Multicore Systems-on-Chip. Networks-on-Chip: On Chip
Interconnects for Multicore Architectures. Routing in Multicore NoCs.
Efficient Topologies for 3-D Networks-on-Chip. Network-on-Chip Performance
Evaluation Using an Analytical Method. Bibliography. Index.
Muhammad Yasir Qadri, Stephen J. Sangwine