Muutke küpsiste eelistusi

Wireless Interface Technologies for 3D IC and Module Integration [Kõva köide]

(University of Tokyo), (University of Tokyo)
  • Formaat: Hardback, 300 pages, kõrgus x laius x paksus: 251x177x24 mm, kaal: 752 g, Worked examples or Exercises
  • Ilmumisaeg: 30-Sep-2021
  • Kirjastus: Cambridge University Press
  • ISBN-10: 110884121X
  • ISBN-13: 9781108841214
Teised raamatud teemal:
Wireless Interface Technologies for 3D IC and Module IntegrationSuurem pilt
  • Formaat: Hardback, 300 pages, kõrgus x laius x paksus: 251x177x24 mm, kaal: 752 g, Worked examples or Exercises
  • Ilmumisaeg: 30-Sep-2021
  • Kirjastus: Cambridge University Press
  • ISBN-10: 110884121X
  • ISBN-13: 9781108841214
Teised raamatud teemal:
Püsilink: https://www.kriso.ee/db/9781108841214.html
Märksõnad:
Synthesising fifteen years of research, this authoritative text provides a comprehensive treatment of two major technologies for wireless chip and module interface design, covering technology fundamentals, design considerations and tradeoffs, practical implementation considerations, and discussion of practical applications in neural network, reconfigurable processors, and stacked SRAM. It explains the design principles and applications of two near-field wireless interface technologies for 2.5-3D IC and module integration respectively, and describes system-level performance benefits, making this an essential resource for researchers, professional engineers and graduate students performing research in next-generation wireless chip and module interface design.

Muu info

Synthesising fifteen years of research, this text provides a comprehensive treatment of two major technologies for wireless chip and module interface design.
1. Introduction 3D integration and near-field coupling;
2. ThruChip
interface a wireless chip interface;
3. Transmission line coupler a
wireless module connector;
4. The future of computing 3D SRAM for neural
network, eBrain.
Tadahiro Kuroda is Professor and Founding Director at the Systems Design Lab at the University of Tokyo. He is a Fellow of the IEICE and the IEEE. Wai-Yeung Yip is a Researcher at the University of Tokyo with over twenty-five years of industry experience in high-speed chip interface design.