E-raamat: ASIC Design and Synthesis: RTL Design Using Verilog

Vaibbhav Taraate

Formaat: EPUB+DRM
Ilmumisaeg: 06-Jan-2021
Kirjastus: Springer Verlag, Singapore
Keel: eng
ISBN-13: 9789813346420

Teised raamatud teemal:

Formaat - EPUB+DRM
Hind: 135,23 €*
* hind on lõplik, st. muud allahindlused enam ei rakendu
Lisa ostukorvi
Lisa soovinimekirja
See e-raamat on mõeldud ainult isiklikuks kasutamiseks. E-raamatuid ei saa tagastada.

Formaat: EPUB+DRM
Ilmumisaeg: 06-Jan-2021
Kirjastus: Springer Verlag, Singapore
Keel: eng
ISBN-13: 9789813346420

Teised raamatud teemal:

DRM piirangud

Kopeerimine (copy/paste):

ei ole lubatud
Printimine:

ei ole lubatud
Kasutamine:

Digitaalõiguste kaitse (DRM)
Kirjastus on väljastanud selle e-raamatu krüpteeritud kujul, mis tähendab, et selle lugemiseks peate installeerima spetsiaalse tarkvara. Samuti peate looma endale Adobe ID Rohkem infot siin. E-raamatut saab lugeda 1 kasutaja ning alla laadida kuni 6'de seadmesse (kõik autoriseeritud sama Adobe ID-ga).

Vajalik tarkvara
Mobiilsetes seadmetes (telefon või tahvelarvuti) lugemiseks peate installeerima selle tasuta rakenduse: PocketBook Reader (iOS / Android)

PC või Mac seadmes lugemiseks peate installima Adobe Digital Editionsi (Seeon tasuta rakendus spetsiaalselt e-raamatute lugemiseks. Seda ei tohi segamini ajada Adober Reader'iga, mis tõenäoliselt on juba teie arvutisse installeeritud )

Seda e-raamatut ei saa lugeda Amazon Kindle's.

This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.

Chapter
1. Introduction.
Chapter 2. Design using CMOS.
Chapter 3. ASIC
design synthesis for combinational design (RTL using VHDL).
Chapter 4. ASIC
Design and synthesis of complex combinational logic (RTL using VHDL).-
Chapter 5. ASIC Design and synthesis of sequential logic (RTL using VHDL).-
Chapter 6. ASIC design guidelines.
Chapter 7. ASIC RTL Verification.-
Chapter 8. FSM using VHDL and synthesis.
Chapter 9. ASIC design improvement
techniques.
Chapter 10. ASIC Synthesis using Synopsys DC.
Chapter 11.
Design for Testability.
Chapter 12. Static timing analysis.
Chapter 13.
Multiple Clock domain designs.
Chapter 14. Low power ASIC design.-
Chapter 15. ASIC Physical design.

Vaibbhav Taraate is an entrepreneur and mentor at 1 Rupee S T. He holds B.E. (Electronics) degree from Shivaji University, Kolhapur (1995) and received a Gold Medal for standing first in all engineering branches. He completed his M.Tech. (Aerospace Control and Guidance) at the Indian Institute of Technology (IIT) Bombay, India, in 1999. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog , VHDL and SystemVerilog. He has worked with multinational corporations as a consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis and optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.

Lisainfo e-raamatute kohta