Muutke küpsiste eelistusi

E-raamat: Bio-Inspired Fault-Tolerant Algorithms for Network-on-Chip

(Department of Computer Systems Engineering, University of Engineering and Technology, Peshawar, Pakistan)
  • Formaat: 212 pages
  • Ilmumisaeg: 17-Mar-2020
  • Kirjastus: CRC Press
  • Keel: eng
  • ISBN-13: 9781000048056
Teised raamatud teemal:
  • Formaat - PDF+DRM
  • Hind: 64,99 €*
  • * hind on lõplik, st. muud allahindlused enam ei rakendu
  • Lisa ostukorvi
  • Lisa soovinimekirja
  • See e-raamat on mõeldud ainult isiklikuks kasutamiseks. E-raamatuid ei saa tagastada.
  • Raamatukogudele
Bio-Inspired Fault-Tolerant Algorithms for Network-on-ChipSuurem pilt
  • Formaat: 212 pages
  • Ilmumisaeg: 17-Mar-2020
  • Kirjastus: CRC Press
  • Keel: eng
  • ISBN-13: 9781000048056
Teised raamatud teemal:

DRM piirangud

  • Kopeerimine (copy/paste):

    ei ole lubatud

  • Printimine:

    ei ole lubatud

  • Kasutamine:

    Digitaalõiguste kaitse (DRM)
    Kirjastus on väljastanud selle e-raamatu krüpteeritud kujul, mis tähendab, et selle lugemiseks peate installeerima spetsiaalse tarkvara. Samuti peate looma endale  Adobe ID Rohkem infot siin. E-raamatut saab lugeda 1 kasutaja ning alla laadida kuni 6'de seadmesse (kõik autoriseeritud sama Adobe ID-ga).

    Vajalik tarkvara
    Mobiilsetes seadmetes (telefon või tahvelarvuti) lugemiseks peate installeerima selle tasuta rakenduse: PocketBook Reader (iOS / Android)

    PC või Mac seadmes lugemiseks peate installima Adobe Digital Editionsi (Seeon tasuta rakendus spetsiaalselt e-raamatute lugemiseks. Seda ei tohi segamini ajada Adober Reader'iga, mis tõenäoliselt on juba teie arvutisse installeeritud )

    Seda e-raamatut ei saa lugeda Amazon Kindle's. 

"Network on Chip (NoC) addresses the communication requirement of different nodes on System on Chip. The bio-inspired algorithms improve the bandwidth utilization, maximize the throughput and reduce the end-to-end latency and inter-flit arrival time. This book exclusively presents in-depth information regarding bio-inspired algorithms solving real world problems focusing on fault-tolerant algorithms inspired by the biological brain and implemented on NoC. It further documents the bio-inspired algorithms in general and more specifically, in the design of NoC. It gives an exhaustive review and analysis of the NoC architectures developed during the last decade according to various parameters"--

Network on Chip (NoC) addresses the communication requirement of different nodes on System on Chip. The bio-inspired algorithms improve the bandwidth utilization, maximize the throughput and reduce the end-to-end latency and inter-flit arrival time. This book exclusively presents in-depth information regarding bio-inspired algorithms solving real world problems focussing on fault-tolerant algorithms inspired by the biological brain and implemented on NoC. It further documents the bio-inspired algorithms in general and more specifically, in the design of NoC. It gives an exhaustive review and analysis of the NoC architectures developed during the last decade according to various parameters.

Key Features:

  • Covers bio-inspired solutions pertaining to Network-on-Chip (NoC) design solving real world examples
  • Includes bio-inspired NoC fault-tolerant algorithms with detail coding examples
  • Lists fault-tolerant algorithms with detailed examples
  • Reviews basic concepts of NoC
  • Discusses NoC architectures developed-to-date

Preface xi
Author Biography xiii
List of Abbreviations
xv
List of Symbols
xvii
Chapter 1 Introduction
1(8)
1.1 Network on Chip
1(1)
1.2 Fault Tolerance
2(2)
1.3 Why Use Bio-Inspired Algorithms for Fault Tolerance
4(2)
1.4 Objectives of Bio-Inspired Fault-Tolerant Algorithms
6(1)
1.5 Book Contributions
6(1)
1.6 Organization of the Book
7(2)
Chapter 2 In-Depth Review of Network on Chip
9(40)
2.1 Link-Sharing Mechanism
9(2)
2.2 NoC Fault-Tolerant Routing Algorithms
11(6)
2.3 Switching Techniques
17(2)
2.4 Buffer Management Techniques
19(1)
2.5 NoC Evaluation Parameters
20(1)
2.6 NoC Clocking Mechanism
21(3)
2.7 NoC Topologies
24(1)
2.8 Open Source
25(1)
2.9 NoC Connection Types
26(2)
2.10 NoC Size
28(1)
2.11 NoC Implementation Platforms
28(1)
2.12 NoC Buffering Mechanisms
28(1)
2.13 NoC PE--Router Interface
29(3)
2.14 NoC Frequency and Technology
32(1)
2.15 NoC Area and Power Consumption
33(1)
2.16 NoC Router Ports and Bus Width
34(1)
2.17 NoC Year of Proposal, Flit Size and Latency
34(2)
2.18 Quality of Service
36(2)
Summary
38(11)
Chapter 3 Bio-Inspired Algorithms and Implementation
49(6)
3.1 Swarm Intelligence Algorithms
49(1)
3.2 Ant Colony Optimization
49(1)
3.3 Artificial Immune System
49(1)
3.4 Firefly Algorithm
49(1)
3.5 Epidemic Spreading
49(1)
3.6 Flower Pollination Algorithm
50(1)
3.7 Artificial Bee Colony Algorithm
50(1)
3.8 Cat Swarm Optimization
50(1)
3.9 Cuckoo Search
50(1)
3.10 Bat Algorithm
51(1)
3.11 Cuttlefish Algorithm
51(1)
3.12 Harris Hawks Optimization
51(1)
3.13 Killer Whale Algorithm
51(1)
3.14 Cobweb Network on Chip Topology
51(1)
3.15 Scalable Bio-Inspired Fault Detection Unit in Network on Chip
51(1)
3.16 Autonomous Error Tolerant Architecture
52(1)
3.17 SpiNNaker Communication
52(1)
3.18 Autonomic Network on Chip Using the Biological Immune System
52(1)
3.19 Fault-Tolerant NoC Using Biological Brain Techniques
52(1)
3.20 Bio-Inspired Online Fault Detection in the NoC Interconnect
52(1)
3.21 Bio-Inspired Self-Aware NoC Fault-Tolerant Routing Algorithm
52(3)
Chapter 4 Bio-Inspired NoC Fault-Tolerant Algorithms
55(34)
4.1 Biological Brain Characteristics
55(1)
4.2 Synaptogenesis
56(1)
4.3 Sprouting
57(1)
4.4 Bio-Inspired NoC Algorithms
57(2)
4.5 Bio-Inspired NoC Framework
59(1)
4.6 Bio-Inspired NoC Network
59(3)
4.7 Bio-Inspired NoC Fault-Tolerant Algorithm
62(12)
4.8 Bio-Inspired BE and GT NoC Algorithm and Architectures
74(14)
Summary
88(1)
Chapter 5 Analysis of Bio-Inspired NoC Fault-Tolerant Algorithms
89(20)
5.1 Research Framework, Design and Parameters
89(2)
5.2 Bio-Inspired NoC Fault-Tolerant Algorithms Analysis Results
91(15)
Summary
106(3)
Chapter 6 Conclusion and Future Work
109(4)
6.1 Future Work
110(3)
Appendix A 113(72)
Appendix B 185(6)
Index 191
Dr. Muhammad Athar Javed Sethi is an Assistant Professor at the Department of Computer Systems Engineering, University of Engineering and Technology (UET), Peshawar, Pakistan. He received the Bachelor of Sciences in Computer Information Systems Engineering (honors) from the UET Peshawar, Pakistan in 2004. He had done Master of Sciences in Computer Systems Engineering from the same university in 2008. He completed his Ph.D. at Universiti Teknologi PETRONAS (UTP), Malaysia in Department of Electrical & Electronic Engineering in 2016. He was able to get different scholarships to pursue and continue his studies. Dr. Sethi got IEEE student best paper award in the year 2013 and a most downloaded paper award from Elsevier in consecutive two years 2016-2017 for two different papers. His research interests include network on chip (NoC), interconnection networks, computer architecture, and embedded systems. Dr. Sethi, has published numerous manuscripts in reputable Journals, Conferences and Books. Currently, he is also actively involved in technical program committees of various international conferences. He is serving as Associate Editor at EAI Endorsed Transactions on Context-aware Systems & Applications and at EAI Endorsed Transactions on Ambient Systems.
Lisainfo e-raamatute kohta Lisainfo e-raamatute kohta
Püsilink: https://www.kriso.ee/db/97810000480562e.html
Märksõnad: