|
|
1 | (38) |
|
1.1 System-on-Chip Power Management |
|
|
3 | (4) |
|
|
4 | (1) |
|
|
5 | (1) |
|
|
6 | (1) |
|
1.2 Power-Management Techniques |
|
|
7 | (7) |
|
1.2.1 Power Consumption in CMOS |
|
|
7 | (2) |
|
|
9 | (1) |
|
1.2.3 Voltage and Frequency Scaling |
|
|
10 | (2) |
|
1.2.4 Adaptive Voltage Body Biasing |
|
|
12 | (1) |
|
|
13 | (1) |
|
1.3 DC-DC Voltage Conversion |
|
|
14 | (14) |
|
|
14 | (1) |
|
1.3.2 Requirements and Characteristics |
|
|
15 | (5) |
|
1.3.3 Linear Series Conversion |
|
|
20 | (1) |
|
1.3.4 Capacitive Conversion |
|
|
21 | (4) |
|
1.3.5 Inductive Conversion |
|
|
25 | (2) |
|
|
27 | (1) |
|
1.4 State-of-the-Art Integrated Converters |
|
|
28 | (8) |
|
1.4.1 Inductive Converters |
|
|
28 | (3) |
|
1.4.2 Capacitive Converters |
|
|
31 | (2) |
|
|
33 | (1) |
|
|
34 | (2) |
|
|
36 | (1) |
|
|
36 | (3) |
|
2 Converter Topologies and Fundamentals |
|
|
39 | (26) |
|
|
39 | (4) |
|
2.1.1 DC-DC Converter Structure |
|
|
39 | (1) |
|
|
40 | (1) |
|
2.1.3 Example: The Series-Parallel 1/2 Converter |
|
|
41 | (2) |
|
|
43 | (7) |
|
2.2.1 Charge Flow Analysis |
|
|
44 | (1) |
|
2.2.2 Charge Balance Analysis |
|
|
45 | (2) |
|
|
47 | (3) |
|
|
50 | (9) |
|
2.3.1 Topology Occurrence Theorem |
|
|
51 | (1) |
|
|
52 | (3) |
|
|
55 | (3) |
|
2.3.4 Multi-Topology Converters |
|
|
58 | (1) |
|
|
59 | (5) |
|
|
60 | (1) |
|
|
61 | (1) |
|
|
62 | (1) |
|
2.4.4 Fractional Converter |
|
|
63 | (1) |
|
|
64 | (1) |
|
3 Modeling and Design of Capacitive DC-DC Converters |
|
|
65 | (26) |
|
3.1 Output Impedance Model |
|
|
65 | (4) |
|
3.2 Design of Single-Topology Single-Operation-Point Converters |
|
|
69 | (8) |
|
3.2.1 Implementation Parameters |
|
|
69 | (2) |
|
3.2.2 Output Impedance Requirements |
|
|
71 | (1) |
|
3.2.3 Output Impedance Balance |
|
|
72 | (1) |
|
3.2.4 Parameter Substitution |
|
|
73 | (1) |
|
|
74 | (1) |
|
|
75 | (1) |
|
|
76 | (1) |
|
3.3 Design of Multi-Topology Converters |
|
|
77 | (5) |
|
|
78 | (2) |
|
|
80 | (2) |
|
3.3.3 Multi-Objective Optimization |
|
|
82 | (1) |
|
|
82 | (8) |
|
|
83 | (1) |
|
|
83 | (4) |
|
|
87 | (2) |
|
|
89 | (1) |
|
|
90 | (1) |
|
4 Noise Reduction by Multi-Phase Interleaving and Fragmentation |
|
|
91 | (20) |
|
4.1 Noise in Systems on Chip |
|
|
91 | (2) |
|
4.2 Noise Characteristics |
|
|
93 | (6) |
|
4.2.1 Noise in the Slow Switching Limit |
|
|
93 | (3) |
|
4.2.2 Noise in the Fast Switching Limit |
|
|
96 | (1) |
|
4.2.3 Additional Noise Sources |
|
|
97 | (2) |
|
|
99 | (3) |
|
4.3.1 Analog Point-of-View |
|
|
99 | (2) |
|
4.3.2 Digital Point-of-View |
|
|
101 | (1) |
|
4.4 Noise Mitigation Techniques |
|
|
102 | (8) |
|
|
102 | (2) |
|
4.4.2 Multi-Phase Interleaving |
|
|
104 | (4) |
|
4.4.3 Capacitance Modulation by Means of Fragmentation |
|
|
108 | (2) |
|
|
110 | (1) |
|
5 Control of Fully Integrated Capacitive Converters |
|
|
111 | (30) |
|
|
111 | (2) |
|
5.2 Frequency-Domain Analysis |
|
|
113 | (5) |
|
5.2.1 Frequency-Domain Analysis in FSL |
|
|
113 | (4) |
|
5.2.2 Frequency-Domain Analysis in SSL |
|
|
117 | (1) |
|
|
118 | (12) |
|
5.3.1 Topology Reconfiguration |
|
|
119 | (2) |
|
5.3.2 Capacitance Modulation |
|
|
121 | (2) |
|
5.3.3 Pulse-Width Modulation |
|
|
123 | (1) |
|
5.3.4 Pulse-Frequency Modulation |
|
|
124 | (6) |
|
|
130 | (8) |
|
|
130 | (3) |
|
5.4.2 Lead Compensation for Multi-Phase Converters |
|
|
133 | (1) |
|
5.4.3 Hysteretic Discrete-Time Control |
|
|
133 | (1) |
|
5.4.4 Multi-Phase Hysteretic Discrete-Time Control |
|
|
134 | (4) |
|
|
138 | (3) |
|
6 Monolithic Integration of DC-DC Converters in CMOS |
|
|
141 | (18) |
|
|
141 | (1) |
|
|
142 | (9) |
|
|
142 | (2) |
|
|
144 | (2) |
|
|
146 | (2) |
|
6.2.4 Dealing with Voltage Limitations |
|
|
148 | (3) |
|
|
151 | (7) |
|
|
151 | (1) |
|
6.3.2 Metal-Oxide-Metal Capacitors |
|
|
152 | (1) |
|
6.3.3 Metal-Insulator-Metal Capacitors |
|
|
153 | (1) |
|
6.3.4 Metal-Oxide-Semiconductor Capacitors |
|
|
153 | (4) |
|
6.3.5 Technology Assessment |
|
|
157 | (1) |
|
|
158 | (1) |
|
7 DC-DC Converter Prototypes |
|
|
159 | (42) |
|
7.1 Multi-Phase High-Efficiency Voltage Doubler |
|
|
159 | (6) |
|
|
159 | (1) |
|
|
160 | (1) |
|
7.1.3 Converter Structure |
|
|
160 | (1) |
|
|
161 | (2) |
|
7.1.5 Measurement Results |
|
|
163 | (2) |
|
|
165 | (1) |
|
7.2 Reconfigurable Hysteretic DC-DC Converter |
|
|
165 | (10) |
|
|
165 | (1) |
|
|
166 | (1) |
|
7.2.3 Converter Structure |
|
|
166 | (2) |
|
|
168 | (3) |
|
7.2.5 Measurement Results |
|
|
171 | (4) |
|
|
175 | (1) |
|
7.3 Single-Boundary Multi-Phase Hysteretic Converter |
|
|
175 | (10) |
|
|
175 | (1) |
|
|
175 | (1) |
|
7.3.3 Converter Structure |
|
|
175 | (1) |
|
|
176 | (4) |
|
7.3.5 Measurement Results |
|
|
180 | (5) |
|
|
185 | (1) |
|
7.4 Phase-Handover Hysteretic Capacitive Converter with Feed-Forward Topology Control |
|
|
185 | (14) |
|
|
185 | (1) |
|
|
186 | (1) |
|
7.4.3 Converter Structure |
|
|
187 | (2) |
|
|
189 | (6) |
|
7.4.5 Measurement Results |
|
|
195 | (3) |
|
|
198 | (1) |
|
|
199 | (2) |
|
|
201 | (4) |
|
8.1 Need for On-Chip DC-DC Conversion |
|
|
201 | (1) |
|
8.2 DC-DC Converter Types for Fully Integrated Power Management |
|
|
202 | (1) |
|
8.3 Noise Reduction in Fully Integrated DC-DC Converters |
|
|
203 | (1) |
|
8.4 Control of Fully Integrated DC-DC Converters |
|
|
204 | (1) |
References |
|
205 | |