Muutke küpsiste eelistusi

E-raamat: Cryptographic Hardware and Embedded Systems - CHES 2007: 9th International Workshop, Vienna, Austria, September 10-13, 2007, Proceedings

Edited by , Edited by
  • Formaat: PDF+DRM
  • Sari: Lecture Notes in Computer Science 4727
  • Ilmumisaeg: 23-Aug-2007
  • Kirjastus: Springer-Verlag Berlin and Heidelberg GmbH & Co. K
  • Keel: eng
  • ISBN-13: 9783540747352
Teised raamatud teemal:
  • Formaat - PDF+DRM
  • Hind: 55,56 €*
  • * hind on lõplik, st. muud allahindlused enam ei rakendu
  • Lisa ostukorvi
  • Lisa soovinimekirja
  • See e-raamat on mõeldud ainult isiklikuks kasutamiseks. E-raamatuid ei saa tagastada.
  • Formaat: PDF+DRM
  • Sari: Lecture Notes in Computer Science 4727
  • Ilmumisaeg: 23-Aug-2007
  • Kirjastus: Springer-Verlag Berlin and Heidelberg GmbH & Co. K
  • Keel: eng
  • ISBN-13: 9783540747352
Teised raamatud teemal:

DRM piirangud

  • Kopeerimine (copy/paste):

    ei ole lubatud

  • Printimine:

    ei ole lubatud

  • Kasutamine:

    Digitaalõiguste kaitse (DRM)
    Kirjastus on väljastanud selle e-raamatu krüpteeritud kujul, mis tähendab, et selle lugemiseks peate installeerima spetsiaalse tarkvara. Samuti peate looma endale  Adobe ID Rohkem infot siin. E-raamatut saab lugeda 1 kasutaja ning alla laadida kuni 6'de seadmesse (kõik autoriseeritud sama Adobe ID-ga).

    Vajalik tarkvara
    Mobiilsetes seadmetes (telefon või tahvelarvuti) lugemiseks peate installeerima selle tasuta rakenduse: PocketBook Reader (iOS / Android)

    PC või Mac seadmes lugemiseks peate installima Adobe Digital Editionsi (Seeon tasuta rakendus spetsiaalselt e-raamatute lugemiseks. Seda ei tohi segamini ajada Adober Reader'iga, mis tõenäoliselt on juba teie arvutisse installeeritud )

    Seda e-raamatut ei saa lugeda Amazon Kindle's. 

CHES2007,theninthworkshoponCryptographicHardwareandEmbeddedS- tems, was sponsored by the International Association for Cryptologic Research (IACR) and held in Vienna, Austria, September 1013, 2007. The workshop - ceived 99 submissions from 24 countries, of which the Program Committee (39 members from 15 countries) selected 31 for presentation. For the ?rst time in the history of CHES, each submission was reviewed by at least four reviewers instead of three (and at least ?ve for submissions by PC members, those now being limited to two per member) and many submitted papers have received plenty of extra reviews (some papers received up to nine reviews), thus totalling the unprecedented record of 483 reviews overall. Thepaperscollectedinthisvolumerepresentcutting-edgeworldwideresearch in the rapidly evolving ?elds of crypto-hardware, fault-based and side-channel cryptanalysis, and embedded cryptography, at the crossing of academic and - dustrial research. The wide diversity of subjects appearing in these proceedings covers virtually all related areas and shows our e orts to extend the scope of CHES more than usual. Although a relatively young workshop, CHES is now ?rmlyestablishedasascienti ceventofreferenceappreciatedbymoreandmore renowned experts of theory and practice: many high-quality works were subm- ted, all of which, sadly, could not be accepted. Selecting from so many good worksis no easy task and our deepest thanks go to the members of the Program Committee for their involvement, excellence, and team spirit. We are grateful to the numerous external reviewers listed below for their expertise and assistance in our deliberations.
Differential and Higher Order Attacks
A First-Order DPA Attack Against AES in Counter Mode with Unknown Initial Counter
1(10)
Josh Jaffe
Gaussian Mixture Models for Higher-Order Side Channel Analysis
11(17)
Kerstin Lemke-Rust
Christof Paar
Side Channel Cryptanalysis of a Higher Order Masking Scheme
28(17)
Jean-Sebastien Coron
Emmanuel Prouff
Matthieu Rivain
Random Number Generation and Device Identification
High-Speed True Random Number Generation with Logic Gates Only
45(18)
Markus Dichtl
Jovan Dj. Golic
FPGA Intrinsic PUFs and Their Use for IP Protection
63(18)
Jorge Guajardo
Sandeep S. Kumar
Geert-Jan Schrijen
Pim Tuyls
Logic Styles: Masking and Routing
Evaluation of the Masked Logic Style MDPL on a Prototype Chip
81(14)
Thomas Popp
Mario Kirschbaum
Thomas Zefferer
Stefan Mangard
Masking and Dual-Rail Logic Don't Add Up
95(12)
Patrick Schaumont
Kris Tiri
DPA-Resistance Without Routing Constraints?
107(14)
Benedikt Gierlichs
Efficient Algorithms for Embedded Processors
On the Power of Bitslice Implementation on Intel Core2 Processor
121(14)
Mitsuru Matsui
Junko Nakajima
Highly Regular Right-to-Left Algorithms for Scalar Multiplication
135(13)
Marc Joye
MAME: A Compression Function with Reduced Hardware Requirements
148(18)
Hirotaka Yoshida
Dai Watanabe
Katsuyuki Okeya
Jun Kitahara
Hongjun Wu
Ozgul Kucuk
Bart Preneel
Collision Attacks and Fault Analysis
Collision Attacks on AES-Based MAC: Alpha-MAC
166(15)
Alex Biryukov
Andrey Bogdanov
Dmitry Khovratovich
Timo Kasper
Secret External Encodings Do Not Prevent Transient Fault Analysis
181(14)
Christophe Clavier
Two New Techniques of Side-Channel Cryptanalysis
195(14)
Alex Biryukov
Dmitry Khovratovich
High Speed AES Implementations
AES Encryption Implementation and Analysis on Commodity Graphics Processing Units
209(18)
Owen Harrison
John Waldron
Multi-gigabit GCM-AES Architecture Optimized for FPGAs
227(12)
Stefan Lemsitzer
Johannes Wolkerstorfer
Norbert Felber
Matthias Braendli
Public-Key Cryptography
Arithmetic Operators for Pairing-Based Cryptography
239(17)
Jean-Luc Beuchat
Nicolas Brisebarre
Jeremie Detrey
Eiji Okamoto
FPGA Design of Self-certified Signature Verification on Koblitz Curves
256(16)
Kimmo Jarvinen
Juha Forsten
Jorma Skytta
How to Maximize the Potential of FPGA Resources for Modular Exponentiation
272(17)
Daisuke Suzuki
Implementation Cost of Countermeasures
TEC-Tree: A Low-Cost, Parallelizable Tree for Efficient Defense Against Memory Replay Attacks
289(16)
Reouven Elbaz
David Champagne
Ruby B. Lee
Lionel Torres
Gilles Sassatelli
Pierre Guillemin
Power Analysis Resistant AES Implementation with Instruction Set Extensions
305(15)
Stefan Tillich
Johann Großschadl
Security Issues for RF and RFID
Power and EM Attacks on Passive 13.56 MHz RFID Devices
320(14)
Michael Hutter
Stefan Mangard
Martin Feldhofer
RFID Noisy Reader How to Prevent from Eavesdropping on the Communication?
334(12)
O. Savry
F. Pebay-Peyroula
F. Dehmas
G. Robert
J. Reverdy
RF-DNA: Radio-Frequency Certificates of Authenticity
346(18)
Gerald DeJean
Darko Kirovski
Special Purpose Hardware for Cryptanalysis
CAIRN 2: An FPGA Implementation of the Sieving Step in the Number Field Sieve Method
364(14)
Tetsuya Izu
Jun Kogure
Takeshi Shimoyama
Collision Search for Elliptic Curve Discrete Logarithm over GF (2m) with FPGA
378(16)
Guerric Meurice de Dormale
Philippe Bulens
Jean-Jacques Quisquater
A Hardware-Assisted Realtime Attack on A5/2 Without Precomputations
394(19)
Andrey Bogdanov
Thomas Eisenbarth
Andy Rupp
Side Channel Analysis
Differential Behavioral Analysis
413(14)
Bruno Robisson
Pascal Manet
Information Theoretic Evaluation of Side-Channel Resistant Logic Styles
427(16)
Francois Mace
Francois-Xavier Standaert
Jean-Jacques Quisquater
Problems and Solutions for Lightweight Devices
On the Implementation of a Fast Prime Generation Algorithm
443(7)
Christophe Clavier
Jean-Sebastien Coron
Present: An Ultra-Lightweight Block Cipher
450(17)
A. Bogdanov
L.R. Knudsen
G. Leander
C. Paar
A. Poschmann
M.J.B. Robshaw
Y. Seurin
C. Vikkelsoe
Author Index 467