Muutke küpsiste eelistusi

E-raamat: Customizable and Adaptive Quantum Processors: Theory and Applications

(State Ubi of Rio de Janeiro, Brazil), (State University of Rio de Janeiro, Brazil)
  • Formaat: 136 pages
  • Ilmumisaeg: 12-Jan-2023
  • Kirjastus: CRC Press
  • Keel: eng
  • ISBN-13: 9781000838527
  • Formaat - PDF+DRM
  • Hind: 25,99 €*
  • * hind on lõplik, st. muud allahindlused enam ei rakendu
  • Lisa ostukorvi
  • Lisa soovinimekirja
  • See e-raamat on mõeldud ainult isiklikuks kasutamiseks. E-raamatuid ei saa tagastada.
  • Raamatukogudele

DRM piirangud

  • Kopeerimine (copy/paste):

    ei ole lubatud

  • Printimine:

    ei ole lubatud

  • Kasutamine:

    Digitaalõiguste kaitse (DRM)
    Kirjastus on väljastanud selle e-raamatu krüpteeritud kujul, mis tähendab, et selle lugemiseks peate installeerima spetsiaalse tarkvara. Samuti peate looma endale  Adobe ID Rohkem infot siin. E-raamatut saab lugeda 1 kasutaja ning alla laadida kuni 6'de seadmesse (kõik autoriseeritud sama Adobe ID-ga).

    Vajalik tarkvara
    Mobiilsetes seadmetes (telefon või tahvelarvuti) lugemiseks peate installeerima selle tasuta rakenduse: PocketBook Reader (iOS / Android)

    PC või Mac seadmes lugemiseks peate installima Adobe Digital Editionsi (Seeon tasuta rakendus spetsiaalselt e-raamatute lugemiseks. Seda ei tohi segamini ajada Adober Reader'iga, mis tõenäoliselt on juba teie arvutisse installeeritud )

    Seda e-raamatut ei saa lugeda Amazon Kindle's. 

The book describes state-of-the-art advances in simulators and emulators for quantum computing. It introduces the main concepts of quantum computing, defining q-bits, explaining the parallelism behind any quantum computation, describing measurement of the quantum state of information and explaining the process of quantum bit entanglement, collapsed state and cloning. The book reviews the concept of quantum unitary, binary and ternary quantum operators as well as the computation implied by each operator. It provides details of the quantum processor, providing its architecture, which is validated via execution simulation of some quantum instructions.
Preface iv
List of Figures
xi
List of Tables
xiv
List of Algorithms
xv
Symbol Description xvi
SECTION I THEORY
1 Introduction to Quantum Computing
3(8)
1.1 Introduction
3(3)
1.2 Current State
6(2)
1.2.1 Quantum Hardware
6(1)
1.2.2 Quantum Software
7(1)
1.3 Book Organization
8(1)
1.4
Chapter Considerations
9(2)
2 Quantum Concepts
11(12)
2.1 Introduction
11(2)
2.2 Quantum Bit
13(3)
2.3 Quantum Parallelism
16(4)
2.4 Quantum State Measurement
20(1)
2.5 Entanglement and Cloning
20(1)
2.6
Chapter Considerations
21(2)
3 Quantum Operators
23(14)
3.1 Introduction
23(1)
3.2 Tensor Product
24(4)
3.3 Unitary Operators
28(1)
3.4 Binary Operators
29(1)
3.5 Ternary Operators
30(1)
3.6
Chapter Considerations
31(6)
SECTION II APPLICATIONS
4 Quantum Processor Macro-architecture
37(16)
4.1 Introduction
38(3)
4.2 Quantum State Memory
41(6)
4.3 Quantum Operator Memory
47(2)
4.4 Scratch Memory
49(2)
4.5
Chapter Considerations
51(2)
5 Calculation Unit Micro-architecture
53(14)
5.1 Introduction
54(3)
5.2 Tensor Product of Q-bits
57(1)
5.3 Tensor Product of Operators
58(3)
5.4 Matrix Product
61(3)
5.5
Chapter Considerations
64(3)
6 Control Unit Micro-architecture
67(14)
6.1 Introduction
67(3)
6.2 Instruction Flow
70(1)
6.3 Micro-instruction Flow
70(4)
6.4 Tensor Product Controllers
74(4)
6.4.1 Controller of the Q-bit Tensor and Matrix Products
74(2)
6.4.2 Controller of Operator Tensor Product
76(2)
6.5
Chapter Considerations
78(3)
7 Quantum State Measurement
81(6)
7.1 Introduction
81(1)
7.2 Measurement Unit
81(4)
7.3
Chapter Considerations
85(2)
8 Quantum Instruction Simulation
87(18)
8.1 Introduction
88(1)
8.2 Quantum Operations
88(11)
8.2.1 Operation on a Single Q-bit
89(1)
8.2.2 Operation on Non-entangled Q-bits
90(3)
8.2.3 Operation on Entangled Q-bits
93(2)
8.2.4 Building Quantum Operators
95(3)
8.2.5 Tensor Product of Q-bits
98(1)
8.3 Matrix Product of Entangled Q-bits
99(5)
8.4
Chapter Considerations
104(1)
9 Final Book Remarks
105(4)
9.1 Considerations
105(1)
9.2 Improvements
106(3)
References 109(6)
Index 115
Nadia Nedjah has degrees in Systems Engineering and Computation- Bachelors (1987) and M.Sc. (1990), both from University of Annaba, Algeria, and a Ph.D. (1997) from University of Manchester Institute of Science and Technology, UK. She joined the Department of Electronics Engineering and Telecommunications, State University of Rio de Janeiro as a Full Professor in electronics engineering. She has authored three books on Functional and Re-writing Languages, Hardware/Software Co-design for Systems Acceleration and Hardware for soft Computing vs. Soft Computing for Hardware. She has also co-edited more than 20 special issues for high impact journals and more than 45 organized books on computational intelligence related topics, such as Evolvable Machines, Genetic Systems Programming, Evolutionary Machine Design: Methodologies and Applications and Real-World Multi-Objective System Engineering. She (co)-authored more than 120 journal papers and more than 200 conference papers. She is Associate Editor of more than 10 international journals, including International Journal of Electronics (TF), The VLSI Journal (Elsevier) and Microprocessors and Microsystems and IETs Computer & Digital Techniques (Elsevier). She organized several major conferences related to computational intelligence (for more details, see http://www.eng.uerj.br/~nadia/ english.html).

Luiza de Macedo Mourelle holds a degree in Electronic Engineering from the Federal University of Rio de Janeiro (1980), a Masters degree in Systems and Computer Engineering from the Federal University of Rio de Janeiro (1988) and a PhD in Computing from the University of Manchester Institute of Science and Technology. (1998). She is currently a full professor at the State University of Rio de Janeiro and a research fellow at the National Council for Scientific and Technological Development. She has interest and experience in Computer Science, with emphasis on Computer Systems Architecture, working mainly on the following topics: hardware, VHDL, FPGA, synthesis of digital systems, embedded systems, co-design, interconnection networks and computational intelligence.