|
|
1 | (14) |
|
1.1 Tiny Chips, Big Physics |
|
|
1 | (2) |
|
1.2 Integrated Circuits for Space and Nuclear Instrumentation |
|
|
3 | (4) |
|
1.2.1 Microelectronic Circuits for Space Missions |
|
|
3 | (1) |
|
1.2.2 Electronics and Radiation Hardening in the Nuclear Industry |
|
|
4 | (3) |
|
|
7 | (1) |
|
1.4 Light Detection and Ranging |
|
|
8 | (5) |
|
|
8 | (3) |
|
1.4.2 Pulsed TOF Laser Range Finder |
|
|
11 | (2) |
|
|
13 | (2) |
|
2 Background on Time-to-Digital Converters |
|
|
15 | (10) |
|
|
15 | (1) |
|
|
15 | (6) |
|
|
16 | (2) |
|
|
18 | (1) |
|
2.2.3 Successive Approximation TDC |
|
|
19 | (1) |
|
|
20 | (1) |
|
|
21 | (4) |
|
|
21 | (1) |
|
2.3.2 Single-Shot Precision |
|
|
22 | (1) |
|
|
22 | (1) |
|
|
22 | (1) |
|
2.3.5 Effective Resolution |
|
|
22 | (1) |
|
|
23 | (1) |
|
|
23 | (2) |
|
3 Radiation Hardened by Design |
|
|
25 | (14) |
|
|
25 | (1) |
|
3.2 Radiation Effects in CMOS ICs |
|
|
26 | (5) |
|
3.2.1 TID Effects in MOS Devices |
|
|
26 | (4) |
|
3.2.2 TID Effects in Advanced CMOS Technologies |
|
|
30 | (1) |
|
3.2.3 Single Event Effects |
|
|
30 | (1) |
|
3.3 Radiation Hardened by Design |
|
|
31 | (4) |
|
3.3.1 System-Level Approach |
|
|
32 | (1) |
|
3.3.2 Circuit-Level Approach |
|
|
33 | (1) |
|
3.3.3 Device-Level Approach |
|
|
34 | (1) |
|
3.3.4 Layout-Level Approach |
|
|
34 | (1) |
|
3.4 Radiation Hardness Assurance Qualification |
|
|
35 | (4) |
|
4 Background on Time-to-Digital Converters |
|
|
39 | (30) |
|
|
39 | (2) |
|
4.2 Architecture of the 1-1-1 MASH ΔΣ TDC |
|
|
41 | (5) |
|
4.2.1 The First-Order Error-Feedback TDC |
|
|
41 | (2) |
|
4.2.2 High-Order Noise Shaping TDC |
|
|
43 | (3) |
|
|
46 | (5) |
|
|
48 | (1) |
|
|
48 | (3) |
|
4.4 Chip I: First Prototyping of the MASH ΔΣ TDC |
|
|
51 | (7) |
|
4.4.1 Circuit Description |
|
|
51 | (3) |
|
4.4.2 Experimental Results |
|
|
54 | (4) |
|
4.5 Chip II: The MASH ΔΣ TDC with Delay-Line-Assisted Calibration |
|
|
58 | (6) |
|
4.5.1 Delay-Line-Assisted Calibration |
|
|
58 | (2) |
|
4.5.2 Physical Implementation |
|
|
60 | (2) |
|
4.5.3 Measurement Results |
|
|
62 | (2) |
|
4.6 Radiation Assessment of the MASH ΔΣ TDC |
|
|
64 | (3) |
|
|
67 | (2) |
|
5 Radiation Hardened Bandgap References |
|
|
69 | (12) |
|
|
69 | (1) |
|
5.2 Total Ionizing Dose Effects in CMOS Bandgap References |
|
|
70 | (3) |
|
5.2.1 CMOS Bandgap Reference with Sub-1-V Operation |
|
|
70 | (1) |
|
5.2.2 TID Effects in CMOS Diodes |
|
|
71 | (2) |
|
5.3 Radiation-Hardened Bandgap References |
|
|
73 | (3) |
|
|
73 | (2) |
|
5.3.2 Circuit Description |
|
|
75 | (1) |
|
|
76 | (4) |
|
5.4.1 Pre-rad Measurement |
|
|
76 | (1) |
|
5.4.2 Gamma-Irradiation Experiment |
|
|
76 | (4) |
|
|
80 | (1) |
|
6 Low-Jitter Relaxation Oscillators |
|
|
81 | (24) |
|
|
81 | (1) |
|
6.2 On-Chip Clock Generation |
|
|
82 | (1) |
|
6.3 Performance Measures on Clock References |
|
|
83 | (2) |
|
6.3.1 Clock Stability and Accuracy |
|
|
83 | (1) |
|
6.3.2 Phase Noise and Jitter |
|
|
84 | (1) |
|
6.4 An Short Review of Relaxation Oscillators |
|
|
85 | (5) |
|
6.4.1 Relaxation Oscillators as VCOs |
|
|
85 | (2) |
|
6.4.2 Clock Generation Using Relaxation Oscillators |
|
|
87 | (1) |
|
6.4.3 Low-Jitter Oscillator Design |
|
|
88 | (2) |
|
6.5 The Relaxation Oscillator with SC Integrated Error Feedback |
|
|
90 | (11) |
|
6.5.1 Phase Noise Optimization |
|
|
90 | (4) |
|
6.5.2 System Implementation |
|
|
94 | (3) |
|
|
97 | (4) |
|
|
101 | (4) |
|
|
105 | (2) |
References |
|
107 | (6) |
Index |
|
113 | |