Muutke küpsiste eelistusi

E-raamat: Separation Logic for High-level Synthesis

  • Formaat: EPUB+DRM
  • Sari: Springer Theses
  • Ilmumisaeg: 27-Feb-2017
  • Kirjastus: Springer International Publishing AG
  • Keel: eng
  • ISBN-13: 9783319532226
  • Formaat - EPUB+DRM
  • Hind: 110,53 €*
  • * hind on lõplik, st. muud allahindlused enam ei rakendu
  • Lisa ostukorvi
  • Lisa soovinimekirja
  • See e-raamat on mõeldud ainult isiklikuks kasutamiseks. E-raamatuid ei saa tagastada.
  • Formaat: EPUB+DRM
  • Sari: Springer Theses
  • Ilmumisaeg: 27-Feb-2017
  • Kirjastus: Springer International Publishing AG
  • Keel: eng
  • ISBN-13: 9783319532226

DRM piirangud

  • Kopeerimine (copy/paste):

    ei ole lubatud

  • Printimine:

    ei ole lubatud

  • Kasutamine:

    Digitaalõiguste kaitse (DRM)
    Kirjastus on väljastanud selle e-raamatu krüpteeritud kujul, mis tähendab, et selle lugemiseks peate installeerima spetsiaalse tarkvara. Samuti peate looma endale  Adobe ID Rohkem infot siin. E-raamatut saab lugeda 1 kasutaja ning alla laadida kuni 6'de seadmesse (kõik autoriseeritud sama Adobe ID-ga).

    Vajalik tarkvara
    Mobiilsetes seadmetes (telefon või tahvelarvuti) lugemiseks peate installeerima selle tasuta rakenduse: PocketBook Reader (iOS / Android)

    PC või Mac seadmes lugemiseks peate installima Adobe Digital Editionsi (Seeon tasuta rakendus spetsiaalselt e-raamatute lugemiseks. Seda ei tohi segamini ajada Adober Reader'iga, mis tõenäoliselt on juba teie arvutisse installeeritud )

    Seda e-raamatut ei saa lugeda Amazon Kindle's. 

This book presents novel compiler techniques, which combine a rigorous mathematical framework, novel program analyses and digital hardware design to advance current high-level synthesis tools and extend their scope beyond the industrial "state of the art". Implementing computation on customised digital hardware plays an increasingly important role in the quest for energy-efficient high-performance computing. Field-programmable gate arrays (FPGAs) gain efficiency by encoding the computing task into the chip"s physical circuitry and are gaining rapidly increasing importance in the processor market, especially after recent announcements of large-scale deployments in the data centre. This is driving, more than ever, the demand for higher design entry abstraction levels, such as the automatic circuit synthesis from high-level languages (high-level synthesis). The techniques in this book apply formal reasoning to high-level synthesis in the context of demonstrably practical applications

.<

1. Introduction.- 2. High-level Synthesis of Dynamic Data Structures.- 3. Background.- 4. Heap Partitioning and Parallelisation.- 5. Custom Multi-Cache Architectures.- 6. Conclusion.- Bibliography.- Appendices.
1. Introduction.-
2. High-level Synthesis of Dynamic Data
Structures.- 3. Background.-
4. Heap Partitioning and Parallelisation.-
5.
Custom Multi-Cache Architectures.-
6. Conclusion.- Bibliography.- Appendices.
Felix Winterstein received a Master's degree in electrical engineering and information technology from RWTH Aachen University, Germany, in 2009 and received the Ph.D. degree from the Imperial College London in 2016. He is currently a research associate in the Circuits and Systems Group at the same institution. His research area is digital hardware design with an emphasis on customised, reconfigurable computing using FPGAs. His interest focuses on the automatic circuit synthesis from high-level programming languages and advanced compiler techniques to extend the scope of existing design tools in this area.