|
1 System Overview and Key Design Considerations |
|
|
1 | (16) |
|
1.1 Applications of On-Chip High-Voltage Generator |
|
|
1 | (10) |
|
1.2 System and Building Block Design Consideration |
|
|
11 | (3) |
|
|
14 | (3) |
|
2 Basics of Charge Pump Circuit |
|
|
17 | (50) |
|
2.1 Pump Topologies and Qualitative Comparison |
|
|
17 | (16) |
|
2.2 Matrix Expression of Charge Pump Cell |
|
|
33 | (1) |
|
2.3 Greinacher-Cockcroft-Walton (CW) Multiplier |
|
|
34 | (4) |
|
2.4 Serial-Parallel (SP) Multiplier |
|
|
38 | (3) |
|
2.5 Falkner-Dickson Linear (LIN) Multiplier |
|
|
41 | (7) |
|
2.6 Fibonacci (FIB) Multiplier |
|
|
48 | (6) |
|
|
54 | (3) |
|
2.8 Comparison of Five Topologies |
|
|
57 | (8) |
|
2.8.1 Ideal Case Where the Parasitic Capacitance Is Negligibly Small |
|
|
57 | (2) |
|
2.8.2 Area and Current Efficiency Comparison |
|
|
59 | (6) |
|
|
65 | (2) |
|
3 Design of DC-DC Dickson Charge Pump |
|
|
67 | (56) |
|
3.1 Circuit Analysis Under Low-Frequency Operation |
|
|
67 | (13) |
|
|
67 | (5) |
|
3.1.2 Equivalent Circuit Model |
|
|
72 | (6) |
|
3.1.3 Input and Output Power in Dynamic State |
|
|
78 | (1) |
|
3.1.4 Body Effect of Transfer Transistors |
|
|
79 | (1) |
|
3.2 Circuit Analysis Under Medium- to High-Frequency Operation |
|
|
80 | (23) |
|
3.2.1 DC-DC Charge Pump Using Switching Diodes |
|
|
82 | (8) |
|
3.2.2 DC-DC Charge Pump Using Switching MOSFET in Saturation Region |
|
|
90 | (5) |
|
3.2.3 DC-DC Charge Pump Using Switching MOSFET in Triode Region |
|
|
95 | (8) |
|
|
103 | (3) |
|
|
106 | (12) |
|
3.4.1 Optimization for Maximizing the Output Current |
|
|
106 | (2) |
|
3.4.2 Optimization for Minimizing the Rise Time |
|
|
108 | (3) |
|
3.4.3 Optimization for Minimizing the Input Power |
|
|
111 | (1) |
|
3.4.4 Optimization with Area Power Balance |
|
|
111 | (4) |
|
3.4.5 Guideline for Comprehensive Optimum Design |
|
|
115 | (3) |
|
3.5 Summary of Useful Equations |
|
|
118 | (3) |
|
|
121 | (2) |
|
4 Design of AC-DC Charge Pump |
|
|
123 | (34) |
|
4.1 Continuous Wave (CW) AC-DC Charge Pump Voltage Multipliers |
|
|
124 | (18) |
|
|
124 | (8) |
|
4.1.2 Design and Device Parameter Sensitivity on the Pump Performance |
|
|
132 | (5) |
|
|
137 | (3) |
|
4.1.4 Impact of AC Source Impedance |
|
|
140 | (2) |
|
4.2 Multi-sine (MS) Wave AC-DC Charge Pump Voltage Multipliers |
|
|
142 | (12) |
|
|
142 | (9) |
|
4.2.2 Design and Device Parameter Sensitivity on the Pump Performance |
|
|
151 | (1) |
|
4.2.3 On the Effectiveness of Multi-sine Wave Over Continuous Wave |
|
|
151 | (3) |
|
|
154 | (3) |
|
5 Charge Pump State of the Art |
|
|
157 | (20) |
|
5.1 Switching Diode Design |
|
|
157 | (7) |
|
|
164 | (2) |
|
5.3 Wide VDD Range Operation Design |
|
|
166 | (1) |
|
5.4 Area Efficient Multiple Pump System Design |
|
|
167 | (2) |
|
5.5 Noise and Ripple Reduction Design |
|
|
169 | (3) |
|
5.6 Stand-by and Active Pump Design |
|
|
172 | (1) |
|
|
173 | (4) |
|
|
177 | (44) |
|
|
178 | (8) |
|
|
186 | (5) |
|
|
191 | (16) |
|
|
192 | (4) |
|
6.3.2 CMOS High-Level Shifter |
|
|
196 | (4) |
|
6.3.3 Depletion NMOS and Enhancement PMOS High-Level Shifter |
|
|
200 | (3) |
|
6.3.4 CMOS Low-Level Shifter |
|
|
203 | (4) |
|
|
207 | (10) |
|
|
208 | (3) |
|
|
211 | (2) |
|
|
213 | (2) |
|
|
215 | (2) |
|
|
217 | (4) |
|
|
221 | (30) |
|
7.1 Hard-Switching Pump Model |
|
|
222 | (2) |
|
7.2 Power Line Resistance Aware Pump Model for a Single Pump Cell |
|
|
224 | (4) |
|
7.3 Optimum Design for a Given Power Line Resistance |
|
|
228 | (7) |
|
7.4 Pump Behavior Model for Multiple Pump System |
|
|
235 | (6) |
|
7.5 Concurrent Pump and Regulator Models for Fast System simulation |
|
|
241 | (7) |
|
7.6 System Design Methodology |
|
|
248 | (2) |
|
|
250 | (1) |
Index |
|
251 | |