|
|
1 | (20) |
|
|
1 | (2) |
|
1.2 Overview of Read-Out Electronics for Sensors |
|
|
3 | (2) |
|
1.3 Instrumentation Amplifier Topologies |
|
|
5 | (4) |
|
1.3.1 Three-Opamp Topology |
|
|
5 | (1) |
|
1.3.2 Switched-Capacitor Topology |
|
|
5 | (1) |
|
1.3.3 Capacitively-Coupled Topology |
|
|
6 | (2) |
|
1.3.4 Current-Mode Topology |
|
|
8 | (1) |
|
1.3.5 Current-Feedback Topology |
|
|
8 | (1) |
|
1.4 Current-Feedback Instrumentation Amplifier |
|
|
9 | (2) |
|
|
11 | (3) |
|
1.6 Targeted Sensor Applications and Challenges |
|
|
14 | (3) |
|
1.7 Organization of the Thesis |
|
|
17 | (4) |
|
|
18 | (3) |
|
2 Dynamic Offset Cancellation Techniques for Operational Amplifiers |
|
|
21 | (30) |
|
|
22 | (1) |
|
|
22 | (1) |
|
|
22 | (1) |
|
|
22 | (1) |
|
|
23 | (1) |
|
2.3 Dynamic Offset Cancellation Techniques |
|
|
23 | (7) |
|
|
24 | (4) |
|
|
28 | (1) |
|
|
29 | (1) |
|
2.4 Charge Injection Compensation Techniques in Auto-Zeroed and Chopper Amplifiers |
|
|
30 | (7) |
|
2.4.1 Compensation Techniques for Charge Injection |
|
|
30 | (1) |
|
2.4.2 Charge Injection and Clock Feed-Through in Chopper Amplifiers |
|
|
31 | (4) |
|
2.4.3 Chopper Charge Injection Suppression Techniques |
|
|
35 | (2) |
|
|
37 | (1) |
|
2.5 Dynamic Offset Compensated Operational Amplifiers |
|
|
37 | (9) |
|
|
38 | (1) |
|
2.5.2 Ping-Pong Operational Amplifier |
|
|
38 | (2) |
|
2.5.3 Chopper-CDS Operational Amplifier |
|
|
40 | (1) |
|
2.5.4 Offset-Stabilized Operational Amplifiers |
|
|
41 | (1) |
|
2.5.5 Chopper Offset-Stabilized Operational Amplifiers |
|
|
42 | (4) |
|
|
46 | (5) |
|
|
48 | (3) |
|
3 Current-Feedback Instrumentation Amplifiers and Gain Accuracy Improvement Techniques |
|
|
51 | (18) |
|
3.1 Current-Feedback Instrumentation Amplifier |
|
|
51 | (3) |
|
3.1.1 Indirect Current-Feedback Instrumentation Amplifier |
|
|
52 | (1) |
|
3.1.2 Direct Current-Feedback Instrumentation Amplifier |
|
|
53 | (1) |
|
3.2 Precision Current-Feedback Instrumentation Amplifiers |
|
|
54 | (4) |
|
3.2.1 Chopper-Stabilized Current-Feedback Instrumentation Amplifier |
|
|
55 | (1) |
|
3.2.2 Ping-Pong Auto-Zeroed Current-Feedback Instrumentation Amplifier |
|
|
56 | (1) |
|
|
57 | (1) |
|
3.3 Gain Accuracy Improvement Techniques |
|
|
58 | (11) |
|
3.3.1 Current-Feedback Instrumentation Amplifier with Resistor-Degenerated Input Stages |
|
|
59 | (2) |
|
3.3.2 Chopper-Stabilized Current-Feedback Instrumentation Amplifier with Auto-Gain Calibration |
|
|
61 | (1) |
|
3.3.3 Ping-Pong-Pang Current-Feedback Instrumentation Amplifier |
|
|
62 | (3) |
|
|
65 | (1) |
|
|
66 | (3) |
|
4 A Chopper Instrumentation Amplifier with Offset Reduction Loop |
|
|
69 | (38) |
|
4.1 Amplifier Requirements |
|
|
69 | (2) |
|
4.2 Amplifier Architecture |
|
|
71 | (3) |
|
4.3 Offset Reduction Loop |
|
|
74 | (7) |
|
|
74 | (3) |
|
4.3.2 Transfer Function Analysis |
|
|
77 | (4) |
|
4.4 Other Sources of Chopper Ripple |
|
|
81 | (3) |
|
4.4.1 Cascode Buffer Isolation |
|
|
81 | (2) |
|
4.4.2 Chopper Ripple from the Intermediate Stage |
|
|
83 | (1) |
|
4.5 Applying ORL to General Purpose Instrumentation Amplifiers and Operational Amplifiers |
|
|
84 | (2) |
|
4.6 Circuit Implementations |
|
|
86 | (12) |
|
|
86 | (4) |
|
4.6.2 The Intermediate and Output Stages |
|
|
90 | (1) |
|
4.6.3 The Cascode Buffers |
|
|
91 | (2) |
|
4.6.4 Constant-Gm Bias Circuit |
|
|
93 | (1) |
|
4.6.5 Chopper Clock Design and Layout |
|
|
94 | (4) |
|
|
98 | (4) |
|
4.8 Benchmark and Conclusions |
|
|
102 | (5) |
|
|
104 | (3) |
|
5 A Chopper Instrumentation Amplifier with Gain Error Reduction Loop |
|
|
107 | (30) |
|
|
107 | (1) |
|
5.2 Dynamic Element Matching |
|
|
108 | (1) |
|
5.3 Analog Gain Error Reduction Loop |
|
|
109 | (5) |
|
|
109 | (1) |
|
5.3.2 Qualitative Analysis |
|
|
110 | (1) |
|
5.3.3 Quantitative Analysis |
|
|
110 | (4) |
|
5.4 Digitally-Assisted Gain Error Reduction Loop |
|
|
114 | (2) |
|
5.5 Comparison Between ORL and GERL |
|
|
116 | (1) |
|
5.6 The Effects of Chopping, DEM and GERL on CFIA Performance |
|
|
117 | (1) |
|
5.7 Circuit Implementations |
|
|
118 | (9) |
|
5.7.1 Current-Feedback Instrumentation Amplifier with Analog Gain Error Reduction Loop |
|
|
118 | (6) |
|
5.7.2 Current-Feedback Instrumentation Amplifier with Digitally-Assisted Gain Error Reduction Loop |
|
|
124 | (3) |
|
|
127 | (8) |
|
|
128 | (1) |
|
5.8.2 Output Ripple Measurement |
|
|
128 | (1) |
|
|
129 | (2) |
|
5.8.4 Gain Accuracy and Gain Drift |
|
|
131 | (2) |
|
5.8.5 Settling Behavior of Analog GERL and Digitally-Assisted GERL |
|
|
133 | (2) |
|
5.9 Benchmark and Conclusions |
|
|
135 | (2) |
|
|
136 | (1) |
|
6 Read-Out Integrated Circuits |
|
|
137 | (42) |
|
|
137 | (3) |
|
6.2 Architecture Design of the ADC |
|
|
140 | (11) |
|
|
140 | (5) |
|
6.2.2 Non-Idealities in the δ Modulator |
|
|
145 | (6) |
|
6.3 Gain Accuracy Improvement Techniques in the Read-Out IC |
|
|
151 | (4) |
|
6.3.1 Dynamic Element Matching |
|
|
151 | (2) |
|
6.3.2 Digitally-Assisted Gain Error Correction Scheme |
|
|
153 | (2) |
|
6.4 Offset and 1/f Noise Suppression Techniques in the Read-Out IC |
|
|
155 | (4) |
|
6.4.1 Previous Approach (Multi-Stage Chopping and System-Level Chopping) |
|
|
155 | (1) |
|
6.4.2 Proposed Approach (Input-Stage Chopping Combined with System-Level Chopping) |
|
|
156 | (3) |
|
6.5 Error Correction Techniques Summary |
|
|
159 | (1) |
|
6.6 Circuit Implementations |
|
|
159 | (9) |
|
6.6.1 CFIA Implementation |
|
|
159 | (4) |
|
|
163 | (5) |
|
|
168 | (8) |
|
|
176 | (3) |
|
|
177 | (2) |
|
|
179 | (4) |
|
7.1 Original Contributions |
|
|
179 | (1) |
|
|
179 | (1) |
|
|
180 | (1) |
|
|
180 | (1) |
|
|
181 | (1) |
|
7.6 Other Applications of this Work |
|
|
181 | (1) |
|
|
181 | (2) |
|
|
182 | (1) |
Summary |
|
183 | (6) |
About the Author |
|
189 | (2) |
Index |
|
191 | |